Research of SMO process to improve the imaging capability of lithography system for 28nm node and beyond

被引:0
|
作者
Yu, Haibin [1 ]
Zhang, Yueyu [1 ]
Jiang, Binjie [1 ]
Yu, Shirui [1 ]
Mao, Zhibiao [1 ]
机构
[1] Shanghai Huali Microelect Corp, Shanghai, Peoples R China
关键词
Integrated Circuit Foundry Manufacturing; Source Mask Optimization (SMO); Resolution Enhancement Technology (RET); Optical Proximity Correction (OPC);
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The source-mask optimization (SMO) solution has become one of the most important branches of Resolution enhancement techniques (RET) to extend the imaging process window with next generation computation lithography, which improve the imaging capability of lithographic systems in the integrated circuit foundry manufacturing. Based on the SMO software RET Selection provided by Mentor Graphics Corporation, we have researched the SMO process to improve the imaging capability of lithographic systems for 28run node and beyond: choosing the key patterns, confirming the process window conditions and so on. In this paper, the parameters PV band, MEEF, NILS and DOF have been used to evaluate the free form illumination sources, and the final illumination source have been verified, which generated by ASML scanner.
引用
收藏
页数:3
相关论文
共 49 条
  • [1] 28nm Node Process Optimization: A Lithography Centric View
    Seltmann, Rolf
    30TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2014, 9231
  • [2] NICKEL SILICIDE ANNEAL PROCESS RESEARCH FOR 28NM CMOS NODE
    Wen, Zhenping
    Cheng, Xinhua
    Fang, Jingxun
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [3] CPI Challenges to BEOL at 28nm Node and Beyond
    Ryan, Vivian
    Breuer, Dirk
    Geisler, Holm
    Kioussis, Dimitri
    Lehr, Matthias U.
    Paul, Jens
    Machani, Kashi
    Shah, Chirag
    Kosgalwies, Sven
    Lehmann, Lothar
    Lee, Jaesik
    Kuechenmeister, Frank
    Ryan, E. Todd
    Karimanal, Kamal
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [4] Future Logic Device Technologies beyond the 28nm node
    Kim, Dong-won
    Choi, Siyoung
    Yoon, Jong Shik
    Chung, Chilhee
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 434 - 437
  • [5] Metal layer PWOPC solution for 28nm node and beyond
    Wang, Dan
    Yu, Shirui
    Mao, Zhibiao
    Wang, Xiang
    Chen, Yanpeng
    2015 China Semiconductor Technology International Conference, 2015,
  • [6] METAL LAYER OPC REPAIR FLOW FOR 28NM NODE AND BEYOND
    Wang, Dan
    Yu, Shirui
    Mao, Zhibiao
    Wang, Xiang
    Chen, Yanpeng
    Zhou, Jianqiang
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [7] In-Die Mask Registration Measurement on 28nm Node and Beyond
    Chen, Shen Hung
    Cheng, Yung Feng
    Chen, Ming Jui
    PHOTOMASK TECHNOLOGY 2013, 2013, 8880
  • [8] Study of Process Window Discovery Methodology for 28nm and Beyond Technology Node Process Window Limiting Structures
    Zhang, Xingdi
    Chen, Hunglin
    Long, Yin
    Wang, Kai
    2020 31ST ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2020,
  • [9] The Study of 28nm Node Poly Double Patterning Integrated Process
    Li, Zhonghua
    Li, Runling
    Guan, Tianpeng
    Liu, Biqiu
    Mao, Xiaoming
    Meng, Xiangguo
    Li, Quanbo
    Li, Fang
    Yang, Zhengkai
    Zhang, Yu
    Pang, Albert
    2015 China Semiconductor Technology International Conference, 2015,
  • [10] Robust Porous SiOCH (k=2.5) for 28nm and beyond Technology Node
    Lee, Janghee
    Ahn, Sang Hoon
    Jung, Insun
    Han, Kyu-Hee
    Kim, Gyeonghee
    Sang-Don Nam
    Jeon, Woo Sung
    Kim, Byeong Hee
    Choi, Gil Heyun
    Choi, Siyoung
    Kang, Ho-Kyu
    Chung, Chilhee
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,