CMOS switched-op-amp-based sample-and-hold circuit

被引：48

作者：

Dai, L ^{[1
]}

Harjani, R ^{[1
]}

机构：

[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2000年 / 35卷 / 01期

关键词：

analog-digital conversion; charge injection; sample-and-hold circuits; switched opamp;

D O I：

10.1109/4.818927

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a sample-and-hold design that is based on a switched-op-amp topology. Charge injection errors are greatly reduced by turning off transistors in the saturation region instead of the triode region as is the case for traditional MOS switches. The remaining clock feedthrough error is mostly signal-independent and is cancelled out by a pseudodifferential topology. Switched-op-amps are designed and fabricated in a 2-mu CMOS technology. The measurement results show that the harmonics are at least 78 dB below the signal level. Both the measurement results from fabricated IC's and simulation results suggest the potential benefits of this approach in comparison to traditional switched-capacitor circuits.

引用

页码：109 / 113

页数：5

共 50 条

[31] 20 MHz Switched-Current Sample-and-Hold Circuit with Low Charge Injection
高岑
姚素英
高静
Transactions of Tianjin University, 2013, 19 (01) : 47 - 52
[32] LOW-DROOP SAMPLE-AND-HOLD CIRCUIT
LEE, H
JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1980, 13 (02): : 160 - 161
[33] A Simple and Accurate CMOS Sample-and-Hold Circuit Using Dual Output-OTA
Nonthaputha, Thanat
Kumngern, Montree
Thepnarin, Nawaphol
PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (10): : 163 - 166
[34] SAMPLE-AND-HOLD CIRCUIT WITH ENHANCED LINEARITY.
Plekhanov, V.S.
Sidorov, V.M.
Shakhtsheider, V.G.
1600, (28):
[35] CMOS implementation of precise sample-and-hold circuit with self-correction of the offset voltage
Ferreira, LHC
Pimenta, TC
Moreno, RL
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (05): : 451 - 455
[36] OPTICALLY TRIGGERED MONOLITHIC SAMPLE-AND-HOLD CIRCUIT
MASON, R
TAYLOR, J
ELECTRONICS LETTERS, 1993, 29 (09) : 796 - 797
[37] A 10-bit 220-Msample/S CMOS sample-and-hold circuit
Waltari, M
Halonen, K
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 253 - 256
[38] Low-voltage CMOS analog switch for high precision sample-and-hold circuit
Fayomi, CJB
Roberts, GW
Sawan, M
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 710 - 713
[39] A 1.5-V 50-MHz pseudodifferential CMOS sample-and-hold circuit with low hold pedestal
Lee, TS
Lu, CC
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1752 - 1757
[40] High-speed CMOS sample-and-hold amplifier
Wu, Ge
Shi, Yin
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (09): : 843 - 848

← 1 2 3 4 5 →