CMOS switched-op-amp-based sample-and-hold circuit

被引：48
|
作者：
Dai, L [1 ]
Harjani, R [1 ]
机构：
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2000年 / 35卷 / 01期
关键词：
analog-digital conversion; charge injection; sample-and-hold circuits; switched opamp;
D O I：
10.1109/4.818927
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a sample-and-hold design that is based on a switched-op-amp topology. Charge injection errors are greatly reduced by turning off transistors in the saturation region instead of the triode region as is the case for traditional MOS switches. The remaining clock feedthrough error is mostly signal-independent and is cancelled out by a pseudodifferential topology. Switched-op-amps are designed and fabricated in a 2-mu CMOS technology. The measurement results show that the harmonics are at least 78 dB below the signal level. Both the measurement results from fabricated IC's and simulation results suggest the potential benefits of this approach in comparison to traditional switched-capacitor circuits.
引用
收藏
页码：109 / 113
页数：5
相关论文
共 50 条
  • [21] SAMPLE-AND-HOLD CIRCUIT WITH ENHANCED LINEARITY
    PLEKHANOV, VS
    SIDOROV, VM
    SHAKHTSHNEIDER, VG
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1985, 28 (04) : 828 - 829
  • [22] A low-voltage low-power CMOS sample-and-hold circuit
    Zheng, XY
    Guo, SB
    Wang, J
    Qiu, YL
    2005 6TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, BOOKS 1 AND 2, 2005, : 552 - 555
  • [23] A novel integrated CMOS switch circuit for high precision sample-and-hold technique
    Li, MF
    Yep, SY
    Lim, YC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 12 (03) : 211 - 215
  • [24] A precision CMOS sample-and-hold circuit with low temperature drift for integrated transducers
    Chan, PK
    Cui, J
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 145 - 148
  • [25] A Novel Integrated CMOS Switch Circuit for High Precision Sample-and-Hold Technique
    M. F. Li
    S. Y. Yep
    Y. C. Lim
    Analog Integrated Circuits and Signal Processing, 1997, 12 : 211 - 215
  • [26] A CMOS miller hold capacitance sample-and-hold circuit to reduce charge sharing effect and clock feedthrough
    Xu, WZ
    Friedman, EG
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 92 - 96
  • [27] 20 MHz Switched-Current Sample-and-Hold Circuit with Low Charge Injection
    高岑
    姚素英
    高静
    Transactions of Tianjin University , 2013, (01) : 47 - 52
  • [28] 20 MHz switched-current sample-and-hold circuit with low charge injection
    Gao C.
    Yao S.
    Gao J.
    Transactions of Tianjin University, 2013, 19 (01) : 47 - 52
  • [29] PEAK SAMPLE-AND-HOLD CIRCUIT FOR CONTROL AND MEASUREMENT
    SHILLAM, NF
    INSTRUMENT PRACTICE, 1971, 25 (06): : 336 - &
  • [30] The flipped voltage follower-based low voltage fully differential CMOS sample-and-hold circuit
    Fayomi, Christian Jesus B.
    Ramirez-Angulo, Jamine
    Wirth, Gilson I.
    Matsuzawa, Akira
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1716 - +
12345