System-on-a-Chip Design as a Platform for Teaching Design and Design Flow Integration

被引:2
|
作者
Covey, Jacob [1 ]
Johnson, Mark C. [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Design Flow; Engineering Education; Integration; Industry; System-on-Chip; VLSI;
D O I
10.1145/3299874.3318000
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of microelectronic systems requires integration and cooperation across multiple disciplines, but most curriculum is taught in unconnected pieces. This makes the creation of manageable projects that reflect the design experience very difficult. The System-on-a-Chip Extension Technologies (SoCET) group is an undergraduate design group modelled after industry. SoCET is a multi-semester project of primarily undergraduate students in the process of iteratively improving, prototyping, fabricating, and testing an SoC. The group recently taped out its fourth iteration of the SoC and submitted it for fabrication. Students on the SoCET team are divided into smaller groups which focus on specific SoC design tasks. These tasks are connected by a near industry grade design flow forcing students to address system and design flow integration issues. This framework enables students to approach engineering as an integrative process and learn relationships between seemingly separate disciplines.
引用
收藏
页码:249 / 253
页数:5
相关论文
共 50 条
  • [41] An efficient hierarchical fuzzy approach for system level System-on-a-Chip design
    Ascia, Giuseppe
    Catania, Vincenzo
    Di Nuovo, Alessandro G.
    Palesi, Maurizio
    Patti, Davide
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 115 - +
  • [42] EDA/ASIC vendors cooperate on standards for system-on-a-chip design
    Tuck, B
    COMPUTER DESIGN, 1998, 37 (08): : 20 - +
  • [43] A system-on-a-chip design of a low-power smart vision system
    Fang, WC
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 63 - 72
  • [44] CMOS digital imager design from a system-on-a-chip perspective
    Pain, B
    Hancock, B
    Cunningham, T
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 395 - 400
  • [45] Physical Design Methodology for Analog Circuits In A System-On-A-Chip Environment
    Soenen, Eric
    ISPD 2009 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2009, : 73 - 73
  • [46] CAD tools for early timing closure in system-on-a-chip design
    Kanazawa, Y
    Higuchi, H
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 258 - 265
  • [47] Global interconnect design in a three-dimensional system-on-a-chip
    Joyner, JW
    Zarkesh-Ha, P
    Meindl, JD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (04) : 367 - 372
  • [48] System-level co-design methodology based on platform design flow for system-on-chip
    Wen, Quan
    7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
  • [49] A global interconnect design window for a three-dimensional system-on-a-chip
    Joyner, JW
    Zarkesh-Ha, P
    Meindl, JD
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 154 - 156
  • [50] System-On-a-Chip design of electronic control unit for car body control
    Li Hong-Qiang
    Miao Chang-Yun
    Wang Hua-Ping
    2007 IEEE INTERNATIONAL CONFERENCE ON VEHICULAR ELECTRONICS AND SAFETY, PROCEEDINGS, 2007, : 113 - 118