System-on-a-Chip Design as a Platform for Teaching Design and Design Flow Integration

被引:2
|
作者
Covey, Jacob [1 ]
Johnson, Mark C. [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Design Flow; Engineering Education; Integration; Industry; System-on-Chip; VLSI;
D O I
10.1145/3299874.3318000
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of microelectronic systems requires integration and cooperation across multiple disciplines, but most curriculum is taught in unconnected pieces. This makes the creation of manageable projects that reflect the design experience very difficult. The System-on-a-Chip Extension Technologies (SoCET) group is an undergraduate design group modelled after industry. SoCET is a multi-semester project of primarily undergraduate students in the process of iteratively improving, prototyping, fabricating, and testing an SoC. The group recently taped out its fourth iteration of the SoC and submitted it for fabrication. Students on the SoCET team are divided into smaller groups which focus on specific SoC design tasks. These tasks are connected by a near industry grade design flow forcing students to address system and design flow integration issues. This framework enables students to approach engineering as an integrative process and learn relationships between seemingly separate disciplines.
引用
收藏
页码:249 / 253
页数:5
相关论文
共 50 条
  • [31] RTL techniques for optimizing power in system-on-a-chip design
    Frenkil, Jerry
    Allen, Dave
    Computer Design, 1998, 37 (12):
  • [32] System-on-a-chip design gets serious with new center
    不详
    ELECTRONIC DESIGN, 1998, 46 (03) : 28 - 28
  • [33] Nanometer mixed-signal system-on-a-chip design
    Chou, EY
    Sheu, B
    IEEE CIRCUITS & DEVICES, 2002, 18 (04): : 7 - 17
  • [34] System-on-a-chip era requires rethinking design approaches
    Ussery, C
    COMPUTER DESIGN, 1998, 37 (08): : 94 - 96
  • [35] Technology agreement will make system-on-a-chip design easier
    不详
    ELECTRONIC DESIGN, 1997, 45 (17) : 28 - 28
  • [36] Issues and strategies for the physical design of system-on-a-chip ASICs
    Bednar, T.R.
    Buffet, P.H.
    Darden, R.J.
    Gould, S.W.
    Zuchowski, P.S.
    1600, IBM Corporation (46):
  • [37] A structured system methodology for FPGA based system-on-a-chip design
    Sedcole, P
    Cheung, PYK
    Constantinides, G
    Luk, W
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 271 - 272
  • [38] A system-on-a-chip for pattern recognition -: Architecture and design methodology
    Aberbour, M
    Mehrez, H
    Durbin, F
    Haussy, J
    Lalande, P
    Tissot, A
    5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS, 2000, : 155 - 162
  • [39] Issues and strategies for the physical design of system-on-a-chip ASICs
    Bednar, TR
    Buffet, PH
    Darden, RJ
    Gould, SW
    Zuchowski, PS
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) : 661 - 674
  • [40] System-On-a-Chip for pattern recognition. Architecture and design methodology
    Aberbour, Mourad
    Mehrez, Habib
    Durbin, Francois
    Haussy, Jacques
    Lalande, Pierre
    Tissot, Andre
    Computer Architectures for Machine Perception, Proceedings (CAMP), 2000, : 155 - 162