System-on-a-Chip Design as a Platform for Teaching Design and Design Flow Integration

被引:2
|
作者
Covey, Jacob [1 ]
Johnson, Mark C. [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Design Flow; Engineering Education; Integration; Industry; System-on-Chip; VLSI;
D O I
10.1145/3299874.3318000
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The design of microelectronic systems requires integration and cooperation across multiple disciplines, but most curriculum is taught in unconnected pieces. This makes the creation of manageable projects that reflect the design experience very difficult. The System-on-a-Chip Extension Technologies (SoCET) group is an undergraduate design group modelled after industry. SoCET is a multi-semester project of primarily undergraduate students in the process of iteratively improving, prototyping, fabricating, and testing an SoC. The group recently taped out its fourth iteration of the SoC and submitted it for fabrication. Students on the SoCET team are divided into smaller groups which focus on specific SoC design tasks. These tasks are connected by a near industry grade design flow forcing students to address system and design flow integration issues. This framework enables students to approach engineering as an integrative process and learn relationships between seemingly separate disciplines.
引用
收藏
页码:249 / 253
页数:5
相关论文
共 50 条
  • [21] Integrated Balun Design For SiGe System-On-A-Chip
    Salnikov, A. S.
    Kokolov, A. A.
    Schevennan, F. I.
    Musenov, R. Yu.
    Dobush, I. M.
    Babak, L. I.
    2016 DYNAMICS OF SYSTEMS, MECHANISMS AND MACHINES (DYNAMICS), 2016,
  • [22] An IP Wrapper Design for System-on-a-Chip Test
    Wang, Danghui
    Gao, Deyuan
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 135 - 138
  • [23] IP reuse creation for system-on-a-chip design
    Bricaud, PJ
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 395 - 401
  • [24] Short courses in System-on-a-Chip (SoC) design
    Kourtev, IS
    Hoare, RR
    Levitan, SP
    Cain, T
    Childers, BR
    Chiarulli, DM
    Landis, D
    2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 126 - 127
  • [25] Design for consecutive transparency of cores in system-on-a-chip
    Yoneda, T
    Fujiwara, H
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 287 - 292
  • [26] Early analysis tools for system-on-a-chip design
    Darringer, JA
    Bergamaschi, RA
    Bhattacharya, S
    Brand, D
    Herkersdorf, A
    Morrell, JK
    Nair, II
    Sagmeister, P
    Shin, Y
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (06) : 691 - 707
  • [27] Intrusion aware System-on-a-Chip design with uncertainty classification
    Chou, Te-Shun
    Fan, Sharon
    Zhao, Wei
    Fan, Jeffrey
    Davari, Asad
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS, 2008, : 527 - +
  • [28] Multidisciplinary collaborative design course for system-on-a-chip (SOC)
    Ewing, RL
    Lamont, GB
    Abdel-Aty-Zohdy, HS
    MICROELECTRONICS EDUCATION, 2000, : 257 - 260
  • [29] System-on-a-chip approach for industrial robotic controller design
    Yaakob, WF
    Beg, ARMN
    Rahman, AAA
    Kassim, R
    Ahmad, MR
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 120 - 123
  • [30] Using System-on-a-Chip as a vehicle for VLSI design education
    Laffely, A
    Burleson, W
    2003 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, PROCEEDINGS, 2003, : 148 - 149