A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal

被引:26
|
作者
Han, Lei [1 ]
Shen, Zhaoyan [1 ]
Liu, Duo [2 ]
Shao, Zili [1 ]
Huang, H. Howie [3 ]
Li, Tao [4 ]
机构
[1] Hong Kong Polytech Univ, Dept Comp, Mong ManWai Bldg, Hong Kong, Hong Kong, Peoples R China
[2] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie, Chongqing, Peoples R China
[3] George Washington Univ, Dept Elect & Comp Engn, 801 22nd St NW, Washington, DC USA
[4] Univ Florida, Dept Elect & Comp Engn, 339D Larsen Hall, Gainesville, FL USA
基金
中国国家自然科学基金;
关键词
ReRAM; BFS; processing-in-memory; architecture;
D O I
10.1145/3177916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph algorithms such as graph traversal have been gaining ever-increasing importance in the era of big data. However, graph processing on traditional architectures issues many random and irregular memory accesses, leading to a huge number of data movements and the consumption of very large amounts of energy. To minimize the waste of memory bandwidth, we investigate utilizing processing-in-memory (PIM), combined with non-volatile metal-oxide resistive random access memory (ReRAM), to improve both computation and I/O performance. We propose a new ReRAM-based processing-in-memory architecture called RPBFS, in which graph data can be persistently stored and processed in place. We study the problem of graph traversal, and we design an efficient graph traversal algorithm in RPBFS. Benefiting from low data movement overhead and high bank-level parallel computation, RPBFS shows a significant performance improvement compared with both the CPU-based and the GPU-based BFS implementations. On a suite of real-world graphs, our architecture yields a speedup in graph traversal performance of up to 33.8x, and achieves a reduction in energy over conventional systems of up to 142.8x.
引用
收藏
页数:26
相关论文
共 50 条
  • [21] GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing
    Dai, Guohao
    Huang, Tianhao
    Chi, Yuze
    Zhao, Jishen
    Sun, Guangyu
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    Yang, Huazhong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 640 - 653
  • [22] Processing-in-memory (PIM)-based Manycore Architecture for Training Graph Neural Networks
    Pande, Partha P.
    2023 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI-TSA/VLSI-DAT, 2023,
  • [23] CraftRGP: A Comprehensive Reliability Analysis Framework Towards ReRAM-Based Graph Processing
    Wei, Xiaohui
    Deng, Jiaguo
    Wang, Xiaonan
    Li, Zongdian
    Jiang, Nan
    Yue, Hengshan
    8TH INTERNATIONAL TEST CONFERENCE IN ASIA, ITC-ASIA 2024, 2024,
  • [24] Accelerating Force-directed Graph Layout with Processing-in-Memory Architecture
    Li, Ruihao
    Song, Shuang
    Wu, Qinzhe
    John, Lizy K.
    2020 IEEE 27TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC 2020), 2020, : 271 - 282
  • [25] GraphRSim: A Joint Device-Algorithm Reliability Analysis for ReRAM-based Graph Processing
    Nien, Chin-Fu
    Hsiao, Yi-Jou
    Cheng, Hsiang-Yun
    Wen, Cheng-Yu
    Ko, Ya-Cheng
    Lin, Che-Ching
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1478 - 1483
  • [26] A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2019, E102C (07) : 580 - 584
  • [27] A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability
    Zhang, Yang
    Feng, Dan
    Liu, Jingning
    Tong, Wei
    Wu, Bing
    Fang, Caihua
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [28] Study on Processing-in-Memory Technology based on Dataflow Architecture
    Choi, Kyu Hyun
    Hwang, Taeho
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2022,
  • [29] Optimizing Motion Estimation with an ReRAM-Based PIM Architecture
    Liu, Bing
    Shen, Zhaoyan
    Jia, Zhiping
    Cai, Xiaojun
    WIRELESS ALGORITHMS, SYSTEMS, AND APPLICATIONS, PT I, 2020, 12384 : 285 - 297
  • [30] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,