A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks

被引:1
|
作者
Chen, Yan [1 ,2 ]
Zhang, Jing [1 ]
Xu, Yuebing [1 ]
Zhang, Yingjie [3 ]
Zhang, Renyuan [2 ]
Nakashima, Yasuhiko [2 ]
机构
[1] Hunan Univ, Coll Elect & Informat Engn, Changsha, Hunan, Peoples R China
[2] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300192, Japan
[3] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
data locality; ReRAM; convolutional neural networks; row-column-oriented access;
D O I
10.1587/transele.2018CTS0001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient resistive random access memory (ReRAM) structure is developed for accelerating convolutional neural network (CNN) powered by the in-memory computation. A novel ReRAM cell circuit is designed with two-directional (2-D) accessibility. The entire memory system is organized as a 2-D array, in which specific memory cells can be identically accessed by both of column-and row-locality. For the in-memory computations of CNNs, only relevant cells in an identical sub-array are accessed by 2-D read-out operations, which is hardly implemented by conventional ReRAM cells. In this manner, the redundant access (column or row) of the conventional ReRAM structures is prevented to eliminated the unnecessary data movement when CNNs are processed in-memory. From the simulation results, the energy and bandwidth efficiency of the proposed memory structure are 1.4x and 5x of a state-of-the-art ReRAM architecture, respectively.
引用
收藏
页码:580 / 584
页数:5
相关论文
共 50 条
  • [1] A Versatile ReRAM-based Accelerator for Convolutional Neural Networks
    Mao, Manqing
    Sun, Xiao Yu
    Peng, Xiaochen
    Yu, Shimeng
    Chakrabarti, Chaitali
    PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2018, : 211 - 216
  • [2] ReGNN: A ReRAM-based Heterogeneous Architecture for General Graph Neural Networks
    Liu, Cong
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Zhang, Yu
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 469 - 474
  • [3] Runtime Row/Column Activation Pruning for ReRAM-based Processing-in-Memory DNN Accelerators
    Jiang, Xikun
    Shen, Zhaoyan
    Sun, Siqing
    Yin, Ping
    Jia, Zhiping
    Ju, Lei
    Zhang, Zhiyong
    Yu, Dongxiao
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [4] A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks
    Mittal, Sparsh
    MACHINE LEARNING AND KNOWLEDGE EXTRACTION, 2019, 1 (01): : 75 - 114
  • [5] ReRAM-Based Processing-in-Memory Architecture for Recurrent Neural Network Acceleration
    Long, Yun
    Na, Taesik
    Mukhopadhyay, Saibal
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2781 - 2794
  • [6] ReaDy: A ReRAM-Based Processing-in-Memory Accelerator for Dynamic Graph Convolutional Networks
    Huang, Yu
    Zheng, Long
    Yao, Pengcheng
    Wang, Qinggang
    Liu, Haifeng
    Liao, Xiaofei
    Jin, Hai
    Xue, Jingling
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3567 - 3578
  • [7] An efficient ReRAM-based inference accelerator for convolutional neural networks via activation reuse
    Chen, Yan
    Zhang, Jing
    Xu, Yuebing
    Zhang, Yingjie
    Zhang, Renyuan
    Nakashima, Yasuhiko
    IEICE ELECTRONICS EXPRESS, 2019, 16 (18) : 1 - 5
  • [8] PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory
    Chi, Ping
    Li, Shuangchen
    Xu, Cong
    Zhang, Tao
    Zhao, Jishen
    Liu, Yongpan
    Wang, Yu
    Xie, Yuan
    2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 27 - 39
  • [9] A ReRAM-Based Processing-In-Memory Architecture for Hyperdimensional Computing
    Liu, Cong
    Wu, Kaibo
    Liu, Haikun
    Jin, Hai
    Liao, Xiaofei
    Duan, Zhuohui
    Xu, Jiahong
    Li, Huize
    Zhang, Yu
    Yang, Jing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 512 - 524
  • [10] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620