A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks

被引:1
|
作者
Chen, Yan [1 ,2 ]
Zhang, Jing [1 ]
Xu, Yuebing [1 ]
Zhang, Yingjie [3 ]
Zhang, Renyuan [2 ]
Nakashima, Yasuhiko [2 ]
机构
[1] Hunan Univ, Coll Elect & Informat Engn, Changsha, Hunan, Peoples R China
[2] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300192, Japan
[3] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
data locality; ReRAM; convolutional neural networks; row-column-oriented access;
D O I
10.1587/transele.2018CTS0001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient resistive random access memory (ReRAM) structure is developed for accelerating convolutional neural network (CNN) powered by the in-memory computation. A novel ReRAM cell circuit is designed with two-directional (2-D) accessibility. The entire memory system is organized as a 2-D array, in which specific memory cells can be identically accessed by both of column-and row-locality. For the in-memory computations of CNNs, only relevant cells in an identical sub-array are accessed by 2-D read-out operations, which is hardly implemented by conventional ReRAM cells. In this manner, the redundant access (column or row) of the conventional ReRAM structures is prevented to eliminated the unnecessary data movement when CNNs are processed in-memory. From the simulation results, the energy and bandwidth efficiency of the proposed memory structure are 1.4x and 5x of a state-of-the-art ReRAM architecture, respectively.
引用
收藏
页码:580 / 584
页数:5
相关论文
共 50 条
  • [41] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [42] Device Modeling Bias in ReRAM-Based Neural Network Simulations
    Yousuf, Osama
    Hossen, Imtiaz
    Daniels, Matthew W.
    Lueker-Boden, Martin
    Dienstfrey, Andrew
    Adam, Gina C.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (01) : 382 - 394
  • [43] An Efficient Racetrack Memory-Based Processing-In-Memory Architecture for Convolutional Neural Networks
    Liu, Bicheng
    Gu, Shouzhen
    Chen, Mingsong
    Kang, Wang
    Hu, Jingtong
    Zhuge, Qingfeng
    Sha, Edwin H-M
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 383 - 390
  • [44] ReGAN: A Pipelined ReRAM-Based Accelerator for Generative Adversarial Networks
    Chen, Fan
    Song, Linghao
    Chen, Yiran
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 178 - 183
  • [45] A Framework for Accelerating Transformer-Based Language Model on ReRAM-Based Architecture
    Kang, Myeonggu
    Shin, Hyein
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3026 - 3039
  • [46] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [47] REC: REtime Convolutional layers in energy harvesting ReRAM-based CNN accelerators
    Zhou, Kunyu
    Qiu, Keni
    PROCEEDINGS OF THE 19TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2022 (CF 2022), 2022, : 185 - 188
  • [48] Exploiting device-level non-idealities for adversarial attacks on ReRAM-based neural networks
    McLemore, Tyler
    Sunbury, Robert
    Brodzik, Seth
    Cronin, Zachary
    Timmons, Elias
    Chakraborty, Dwaipayan
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [49] LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures
    Schaefer, Clemens J. S.
    Horeni, Mark
    Taheri, Pooria
    Joshi, Siddharth
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [50] RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment
    Wu, Ting
    Nien, Chin-Fu
    Chou, Kuang-Chao
    Cheng, Hsiang-Yun
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 400 - 405