A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks

被引:1
|
作者
Chen, Yan [1 ,2 ]
Zhang, Jing [1 ]
Xu, Yuebing [1 ]
Zhang, Yingjie [3 ]
Zhang, Renyuan [2 ]
Nakashima, Yasuhiko [2 ]
机构
[1] Hunan Univ, Coll Elect & Informat Engn, Changsha, Hunan, Peoples R China
[2] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300192, Japan
[3] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
data locality; ReRAM; convolutional neural networks; row-column-oriented access;
D O I
10.1587/transele.2018CTS0001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient resistive random access memory (ReRAM) structure is developed for accelerating convolutional neural network (CNN) powered by the in-memory computation. A novel ReRAM cell circuit is designed with two-directional (2-D) accessibility. The entire memory system is organized as a 2-D array, in which specific memory cells can be identically accessed by both of column-and row-locality. For the in-memory computations of CNNs, only relevant cells in an identical sub-array are accessed by 2-D read-out operations, which is hardly implemented by conventional ReRAM cells. In this manner, the redundant access (column or row) of the conventional ReRAM structures is prevented to eliminated the unnecessary data movement when CNNs are processed in-memory. From the simulation results, the energy and bandwidth efficiency of the proposed memory structure are 1.4x and 5x of a state-of-the-art ReRAM architecture, respectively.
引用
收藏
页码:580 / 584
页数:5
相关论文
共 50 条
  • [31] Design for ReRAM-based Main-Memory Architectures
    Jagasivamani, Meenatchi
    Walden, Candace
    Singh, Devesh
    Kang, Luyi
    Li, Shang
    Asnaashari, Mehdi
    Dubois, Sylvain
    Yeung, Donald
    Jacob, Bruce
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 342 - 350
  • [32] Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture
    Zokaee, Farzaneh
    Zhang, Mingzhe
    Ye, Xiaochun
    Fan, Dongrui
    Jiang, Lei
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [33] ERA-LSTM: An Efficient ReRAM-Based Architecture for Long Short-Term Memory
    Han, Jianhui
    Liu, He
    Wang, Mingyu
    Li, Zhaolin
    Zhang, Youhui
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1328 - 1342
  • [34] Exploring Bit -Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment
    Zhang, Jingyang
    Yang, Huanrui
    Chen, Fan
    Wang, Yitu
    Li, Hai
    FIFTH WORKSHOP ON ENERGY EFFICIENT MACHINE LEARNING AND COGNITIVE COMPUTING - NEURIPS EDITION (EMC2-NIPS 2019), 2019, : 1 - 5
  • [35] PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration
    Yang, Tao
    Li, Dongyue
    Han, Yibo
    Zhao, Yilong
    Liu, Fangxin
    Liang, Xiaoyao
    He, Zhezhi
    Jiang, Li
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 583 - 588
  • [36] An In-Memory VLSI Architecture for Convolutional Neural Networks
    Kang, Mingu
    Lim, Sungmin
    Gonugondla, Sujan
    Shanbhag, Naresh R.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (03) : 494 - 505
  • [37] Modeling and design of a Mott selector for a ReRAM-based non-volatile memory cell in a crossbar architecture
    Mohammadreza Farjadian
    Majid Shalchian
    Journal of Computational Electronics, 2022, 21 : 535 - 549
  • [38] ReRAM-based In-Memory Computation of Galois Field arithmetic
    Mandal, Swagata
    Bhattacharjee, Debjyoti
    Tavva, Yaswanth
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 1 - 6
  • [39] HitM: High-Throughput ReRAM-based PIM for Multi-Modal Neural Networks
    Li, Bing
    Wang, Ying
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [40] Modeling and design of a Mott selector for a ReRAM-based non-volatile memory cell in a crossbar architecture
    Farjadian, Mohammadreza
    Shalchian, Majid
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (02) : 535 - 549