A ReRAM-Based Row-Column-Oriented Memory Architecture for Convolutional Neural Networks

被引:1
|
作者
Chen, Yan [1 ,2 ]
Zhang, Jing [1 ]
Xu, Yuebing [1 ]
Zhang, Yingjie [3 ]
Zhang, Renyuan [2 ]
Nakashima, Yasuhiko [2 ]
机构
[1] Hunan Univ, Coll Elect & Informat Engn, Changsha, Hunan, Peoples R China
[2] Nara Inst Sci & Technol, Grad Sch Informat Sci, Ikoma 6300192, Japan
[3] Hunan Univ, Coll Comp Sci & Elect Engn, Changsha, Hunan, Peoples R China
基金
中国国家自然科学基金;
关键词
data locality; ReRAM; convolutional neural networks; row-column-oriented access;
D O I
10.1587/transele.2018CTS0001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An efficient resistive random access memory (ReRAM) structure is developed for accelerating convolutional neural network (CNN) powered by the in-memory computation. A novel ReRAM cell circuit is designed with two-directional (2-D) accessibility. The entire memory system is organized as a 2-D array, in which specific memory cells can be identically accessed by both of column-and row-locality. For the in-memory computations of CNNs, only relevant cells in an identical sub-array are accessed by 2-D read-out operations, which is hardly implemented by conventional ReRAM cells. In this manner, the redundant access (column or row) of the conventional ReRAM structures is prevented to eliminated the unnecessary data movement when CNNs are processed in-memory. From the simulation results, the energy and bandwidth efficiency of the proposed memory structure are 1.4x and 5x of a state-of-the-art ReRAM architecture, respectively.
引用
收藏
页码:580 / 584
页数:5
相关论文
共 50 条
  • [21] A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration
    Liu, He
    Han, Jianhui
    Zhang, Youhui
    IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (01) : 63 - 66
  • [22] ReRAM-Based In-Memory Computing for Search Engine and Neural Network Applications
    Halawani, Yasmin
    Mohammad, Baker
    Abu Lebdeh, Muath
    Al-Qutayri, Mahmoud
    Al-Sarawi, Said E.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (02) : 388 - 397
  • [23] Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures
    Arka, Aqeeb Iqbal
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 29 (10) : 1743 - 1756
  • [24] Optimizing Motion Estimation with an ReRAM-Based PIM Architecture
    Liu, Bing
    Shen, Zhaoyan
    Jia, Zhiping
    Cai, Xiaojun
    WIRELESS ALGORITHMS, SYSTEMS, AND APPLICATIONS, PT I, 2020, 12384 : 285 - 297
  • [25] GRAM: Graph Processing in a ReRAM-based Computational Memory
    Zhou, Minxuan
    Imani, Mohsen
    Gupta, Saransh
    Kim, Yeseong
    Rosing, Tajana
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 591 - 596
  • [26] On the Design and Development of a ReRAM-based Computational Memory Prototype
    Fernandez, Carlos
    Vourkas, Ioannis
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [27] 3D-ReG: A 3D ReRAM-based Heterogeneous Architecture for Training Deep Neural Networks
    Li, Bing
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Chakrabarty, Krishnendu
    Qiu, Joe X.
    Li, Hai
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2020, 16 (02)
  • [28] Re-Tangle: A ReRAM-based Processing-in-Memory Architecture for Transaction-based Blockchain
    Wang, Qian
    Wang, Tianyu
    Shen, Zhaoyan
    Jia, Zhiping
    Zhao, Mengying
    Shao, Zili
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [29] ReRAM-Based Intrinsically Secure Memory: A Feasibility Analysis
    Olexa, Nicholas
    Jha, Rashmi
    Mandal, Soumyajit
    Bhunia, Swamp
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 218 - 225
  • [30] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195