A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal

被引:26
|
作者
Han, Lei [1 ]
Shen, Zhaoyan [1 ]
Liu, Duo [2 ]
Shao, Zili [1 ]
Huang, H. Howie [3 ]
Li, Tao [4 ]
机构
[1] Hong Kong Polytech Univ, Dept Comp, Mong ManWai Bldg, Hong Kong, Hong Kong, Peoples R China
[2] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie, Chongqing, Peoples R China
[3] George Washington Univ, Dept Elect & Comp Engn, 801 22nd St NW, Washington, DC USA
[4] Univ Florida, Dept Elect & Comp Engn, 339D Larsen Hall, Gainesville, FL USA
基金
中国国家自然科学基金;
关键词
ReRAM; BFS; processing-in-memory; architecture;
D O I
10.1145/3177916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph algorithms such as graph traversal have been gaining ever-increasing importance in the era of big data. However, graph processing on traditional architectures issues many random and irregular memory accesses, leading to a huge number of data movements and the consumption of very large amounts of energy. To minimize the waste of memory bandwidth, we investigate utilizing processing-in-memory (PIM), combined with non-volatile metal-oxide resistive random access memory (ReRAM), to improve both computation and I/O performance. We propose a new ReRAM-based processing-in-memory architecture called RPBFS, in which graph data can be persistently stored and processed in place. We study the problem of graph traversal, and we design an efficient graph traversal algorithm in RPBFS. Benefiting from low data movement overhead and high bank-level parallel computation, RPBFS shows a significant performance improvement compared with both the CPU-based and the GPU-based BFS implementations. On a suite of real-world graphs, our architecture yields a speedup in graph traversal performance of up to 33.8x, and achieves a reduction in energy over conventional systems of up to 142.8x.
引用
收藏
页数:26
相关论文
共 50 条
  • [31] ReRAM-Based Intrinsically Secure Memory: A Feasibility Analysis
    Olexa, Nicholas
    Jha, Rashmi
    Mandal, Soumyajit
    Bhunia, Swamp
    PROCEEDINGS OF THE 2019 IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE (NAECON), 2019, : 218 - 225
  • [32] Reliable ReRAM-based Logic Operations for Computing in Memory
    Moreau, Mathieu
    Muhr, Eloi
    Bocquet, Marc
    Aziza, Hassen
    Portal, Jean-Michel
    Giraud, Bastien
    Noel, Jean-Philippe
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 192 - 195
  • [33] Accelerating Graph-Connected Component Computation With Emerging Processing-In-Memory Architecture
    Chen, Xuhang
    Wang, Xueyan
    Jia, Xiaotao
    Yang, Jianlei
    Qu, Gang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (12) : 5333 - 5342
  • [34] Design for ReRAM-based Main-Memory Architectures
    Jagasivamani, Meenatchi
    Walden, Candace
    Singh, Devesh
    Kang, Luyi
    Li, Shang
    Asnaashari, Mehdi
    Dubois, Sylvain
    Yeung, Donald
    Jacob, Bruce
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 342 - 350
  • [35] Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture
    Zokaee, Farzaneh
    Zhang, Mingzhe
    Ye, Xiaochun
    Fan, Dongrui
    Jiang, Lei
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [36] A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing
    Ahn, Junwhan
    Hong, Sungpack
    Yoo, Sungjoo
    Mutlu, Onur
    Choi, Kiyoung
    2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2015, : 105 - 117
  • [37] ERA-LSTM: An Efficient ReRAM-Based Architecture for Long Short-Term Memory
    Han, Jianhui
    Liu, He
    Wang, Mingyu
    Li, Zhaolin
    Zhang, Youhui
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1328 - 1342
  • [38] PIMCH: Cooperative Memory Prefetching in Processing-In-Memory Architecture
    Xui, Sheng
    Wang, Ying
    Han, Yinhe
    Li, Xiaowei
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 209 - 214
  • [39] Optimal Data Allocation for Graph Processing in Processing-in-Memory Systems
    Li, Zerun
    Chen, Xiaoming
    Han, Yinhe
    27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 238 - 243
  • [40] Modeling and design of a Mott selector for a ReRAM-based non-volatile memory cell in a crossbar architecture
    Mohammadreza Farjadian
    Majid Shalchian
    Journal of Computational Electronics, 2022, 21 : 535 - 549