A Novel ReRAM-Based Processing-in-Memory Architecture for Graph Traversal

被引:26
|
作者
Han, Lei [1 ]
Shen, Zhaoyan [1 ]
Liu, Duo [2 ]
Shao, Zili [1 ]
Huang, H. Howie [3 ]
Li, Tao [4 ]
机构
[1] Hong Kong Polytech Univ, Dept Comp, Mong ManWai Bldg, Hong Kong, Hong Kong, Peoples R China
[2] Chongqing Univ, Coll Comp Sci, 174 Shazhengjie, Chongqing, Peoples R China
[3] George Washington Univ, Dept Elect & Comp Engn, 801 22nd St NW, Washington, DC USA
[4] Univ Florida, Dept Elect & Comp Engn, 339D Larsen Hall, Gainesville, FL USA
基金
中国国家自然科学基金;
关键词
ReRAM; BFS; processing-in-memory; architecture;
D O I
10.1145/3177916
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph algorithms such as graph traversal have been gaining ever-increasing importance in the era of big data. However, graph processing on traditional architectures issues many random and irregular memory accesses, leading to a huge number of data movements and the consumption of very large amounts of energy. To minimize the waste of memory bandwidth, we investigate utilizing processing-in-memory (PIM), combined with non-volatile metal-oxide resistive random access memory (ReRAM), to improve both computation and I/O performance. We propose a new ReRAM-based processing-in-memory architecture called RPBFS, in which graph data can be persistently stored and processed in place. We study the problem of graph traversal, and we design an efficient graph traversal algorithm in RPBFS. Benefiting from low data movement overhead and high bank-level parallel computation, RPBFS shows a significant performance improvement compared with both the CPU-based and the GPU-based BFS implementations. On a suite of real-world graphs, our architecture yields a speedup in graph traversal performance of up to 33.8x, and achieves a reduction in energy over conventional systems of up to 142.8x.
引用
收藏
页数:26
相关论文
共 50 条
  • [41] ReRAM-based In-Memory Computation of Galois Field arithmetic
    Mandal, Swagata
    Bhattacharjee, Debjyoti
    Tavva, Yaswanth
    Chattopadhyay, Anupam
    PROCEEDINGS OF THE 2018 26TH IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2018, : 1 - 6
  • [42] A Cascaded ReRAM-based Crossbar Architecture for Transformer Neural Network Acceleration
    Xu, Jiahong
    Liu, Haikun
    Peng, Xiaoyang
    Duan, Zhuohui
    Liao, Xiaofei
    Jin, Hai
    ACM Transactions on Design Automation of Electronic Systems, 2024, 30 (01)
  • [43] PIMGCN: A ReRAM-Based PIM Design for Graph Convolutional Network Acceleration
    Yang, Tao
    Li, Dongyue
    Han, Yibo
    Zhao, Yilong
    Liu, Fangxin
    Liang, Xiaoyao
    He, Zhezhi
    Jiang, Li
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 583 - 588
  • [44] Distributed Graph Processing System and Processing-in-memory Architecture with Precise Loop-carried Dependency Guarantee
    Zhuo, Youwei
    Chen, Jingji
    Rao, Gengyu
    Luo, Qinyi
    Wang, Yanzhi
    Yang, Hailong
    Qian, Depei
    Qian, Xuehai
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2021, 37 (1-4):
  • [45] GraphSAR: A Sparsity-Aware Processing-in-Memory Architecture for Large-scale Graph Processing on ReRAMs
    Dai, Guohao
    Huang, Tianhao
    Wang, Yu
    Yang, Huazhong
    Wawrzynek, John
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 120 - 126
  • [46] Modeling and design of a Mott selector for a ReRAM-based non-volatile memory cell in a crossbar architecture
    Farjadian, Mohammadreza
    Shalchian, Majid
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2022, 21 (02) : 535 - 549
  • [47] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [48] A Ferroelectric FET-Based Processing-in-Memory Architecture for DNN Acceleration
    Long, Yun
    Kim, Daehyun
    Lee, Edward
    Saha, Priyabrata
    Mudassar, Burhan Ahmad
    She, Xueyuan
    Khan, Asif Islam
    Mukhopadhyay, Saibal
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2019, 5 (02): : 113 - 122
  • [49] CACF: A Novel Circuit Architecture Co-optimization Framework for Improving Performance, Reliability and Energy of ReRAM-based Main Memory System
    Zhang, Yang
    Feng, Dan
    Tong, Wei
    Hua, Yu
    Liu, Jingning
    Tan, Zhipeng
    Wang, Chengning
    Wu, Bing
    Li, Zheng
    Xu, Gaoxiang
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2018, 15 (02)
  • [50] Active Memory Cube: A processing-in-memory architecture for exascale systems
    Nair, R.
    Antao, S. F.
    Bertolli, C.
    Bose, P.
    Brunheroto, J. R.
    Chen, T.
    Cher, C. -Y.
    Costa, C. H. A.
    Doi, J.
    Evangelinos, C.
    Fleischer, B. M.
    Fox, T. W.
    Gallo, D. S.
    Grinberg, L.
    Gunnels, J. A.
    Jacob, A. C.
    Jacob, P.
    Jacobson, H. M.
    Karkhanis, T.
    Kim, C.
    Moreno, J. H.
    O'Brien, J. K.
    Ohmacht, M.
    Park, Y.
    Prener, D. A.
    Rosenburg, B. S.
    Ryu, K. D.
    Sallenave, O.
    Serrano, M. J.
    Siegl, P. D. M.
    Sugavanam, K.
    Sura, Z.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2015, 59 (2-3)