A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units

被引:13
|
作者
Lyakhov, Pavel [1 ]
Valueva, Maria [1 ]
Valuev, Georgii [1 ]
Nagornov, Nikolai [2 ]
机构
[1] North Caucasus Fed Univ, Dept Math Modeling, Stavropol 355009, Russia
[2] St Petersburg Electrotech Univ LETI, Dept Automat & Control Proc, St Petersburg 197376, Russia
来源
APPLIED SCIENCES-BASEL | 2020年 / 10卷 / 24期
关键词
digital signal processing; digital filter; multiply-accumulate unit;
D O I
10.3390/app10249052
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper proposes new digital filter architecture based on a modified multiply-accumulate (MAC) unit architecture called truncated MAC (TMAC), with the aim of increasing the performance of digital filtering. This paper provides a theoretical analysis of the proposed TMAC units and their hardware simulation. Theoretical analysis demonstrated that replacing conventional MAC units with modified TMAC units, as the basis for the implementation of digital filters, can theoretically reduce the filtering time by 29.86%. Hardware simulation showed that TMAC units increased the performance of digital filters by up to 10.89% compared to digital filters using conventional MAC units, but were associated with increased hardware costs. The results of this research can be used in the theory of digital signal processing to solve practical problems such as noise reduction, amplification and suppression of the frequency spectrum, interpolation, decimation, equalization and many others.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [1] High-Performance Digital Filtering on Truncated Multiply-Accumulate Units in the Residue Number System
    Lyakhov, Pavel
    Valueva, Maria
    Valuev, Georgii
    Nagornov, Nikolai
    IEEE ACCESS, 2020, 8 (08): : 209181 - 209190
  • [2] Low-error configurable truncated multipliers for multiply-accumulate applications
    Kuang, S. -R.
    Wang, J. -P.
    ELECTRONICS LETTERS, 2006, 42 (16) : 904 - 905
  • [3] Monolithic 3D stacked multiply-accumulate units
    Lee, Young Seo
    Kim, Kyung Min
    Lee, Ji Heon
    Gong, Young-Ho
    Kim, Seon Wook
    Chung, Sung Woo
    INTEGRATION-THE VLSI JOURNAL, 2021, 76 : 183 - 189
  • [4] Design of High Performance Multiply-Accumulate Computation Unit
    Ahish, S.
    Kumar, Y. B. N.
    Sharma, Dheeraj
    Vasantha, M. H.
    2015 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2015, : 915 - 918
  • [5] Truncated Multiply-and-Accumulate Units for FIR Filter Implementation with Reduced Coefficient Length
    DeBrunner, Linda S.
    Williams, Dewey
    Riker, Christopher
    2017 FIFTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2017, : 457 - 461
  • [6] Design and Performance Analysis of Multiply-Accumulate (MAC) Unit
    SaiKumar, Maroju
    Kumar, D. Ashok
    Samundiswary, P.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1084 - 1089
  • [7] Error Probability Models for Voltage-Scaled Multiply-Accumulate Units
    Rathore, Mallika
    Milder, Peter
    Salman, Emre
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (07) : 1665 - 1675
  • [8] Mixing Low-Precision Formats in Multiply-Accumulate Units for DNN Training
    Tatsumi, Mariko
    Filip, Silviu-Ioan
    White, Caroline
    Sentieys, Olivier
    Lemieux, Guy
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 28 - 36
  • [9] Architecture-Aware Design of a Decimation Filter Based on a Dual Wordlength Multiply-Accumulate Unit
    Lindahl, Erik
    Gustafsson, Oscar
    2008 42ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-4, 2008, : 1897 - 1901
  • [10] Survey of Precision-Scalable Multiply-Accumulate Units for Neural-Network Processing
    Camus, Vincent
    Enz, Christian
    Verhelst, Marian
    2019 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS 2019), 2019, : 57 - 61