A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units

被引:13
|
作者
Lyakhov, Pavel [1 ]
Valueva, Maria [1 ]
Valuev, Georgii [1 ]
Nagornov, Nikolai [2 ]
机构
[1] North Caucasus Fed Univ, Dept Math Modeling, Stavropol 355009, Russia
[2] St Petersburg Electrotech Univ LETI, Dept Automat & Control Proc, St Petersburg 197376, Russia
来源
APPLIED SCIENCES-BASEL | 2020年 / 10卷 / 24期
关键词
digital signal processing; digital filter; multiply-accumulate unit;
D O I
10.3390/app10249052
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper proposes new digital filter architecture based on a modified multiply-accumulate (MAC) unit architecture called truncated MAC (TMAC), with the aim of increasing the performance of digital filtering. This paper provides a theoretical analysis of the proposed TMAC units and their hardware simulation. Theoretical analysis demonstrated that replacing conventional MAC units with modified TMAC units, as the basis for the implementation of digital filters, can theoretically reduce the filtering time by 29.86%. Hardware simulation showed that TMAC units increased the performance of digital filters by up to 10.89% compared to digital filters using conventional MAC units, but were associated with increased hardware costs. The results of this research can be used in the theory of digital signal processing to solve practical problems such as noise reduction, amplification and suppression of the frequency spectrum, interpolation, decimation, equalization and many others.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [21] Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing
    Zhang, Xinyue
    Wang, Yuan
    Zhang, Yawen
    Song, Jiahao
    Zhang, Zuodong
    Cheng, Kaili
    Wang, Runsheng
    Huang, Ru
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [22] A sub-word-parallel Galois field Multiply-Accumulate unit for digital signal processors
    Roy, S
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1626 - 1629
  • [23] A Posit Based Multiply-accumulate Unit with Small Quire Size for Deep Neural Networks
    Nakahara Y.
    Masuda Y.
    Kiyama M.
    Amagasaki M.
    Iida M.
    IPSJ Transactions on System LSI Design Methodology, 2022, 15 : 16 - 19
  • [24] Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing
    Solaz, Manuel de la Guia
    Conway, Richard
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (01) : 189 - 193
  • [25] FPGA IMPLEMENTATION OF LOWPASS FIR FILTER USING SINGLE MULTIPLY-ACCUMULATE UNIT WITH DUAL-PORT RAM
    Aljumaili, Amer kais
    Hassan, Raaed f.
    Hamza, Ekhlas k.
    Humaidi, Amjad j.
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2025, 20 (01): : 345 - 361
  • [26] RETRACTED: A nano-scale design of a multiply-accumulate unit for digital signal processing based on quantum computing (Retracted Article)
    Ahmadpour, Seyed-Sajad
    Navimipour, Nima Jafari
    Yalcin, Senay
    Bakhshayeshi Avval, Danial
    Ul Ain, Noor
    OPTICAL AND QUANTUM ELECTRONICS, 2024, 56 (01)
  • [27] An Area Efficient Real- and Complex-Valued Multiply-Accumulate SIMD Unit for Digital Signal Processors
    Gerlach, Lukas
    Paya-Vaya, Guillermo
    Blume, Holger
    2015 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2015), 2015,
  • [28] A New Recursive Shared Segmented Split Multiply-Accumulate Unit For High Speed Digital Signal Processing Applications
    Ramadass, Uma
    Ponnian, Jebashini
    Kumar, Vijiya
    2016 INTERNATIONAL ELECTRONICS SYMPOSIUM (IES), 2016, : 203 - 208
  • [29] An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations
    Yin Wang
    Hongwei Tang
    Yufeng Xie
    Xinyu Chen
    Shunli Ma
    Zhengzong Sun
    Qingqing Sun
    Lin Chen
    Hao Zhu
    Jing Wan
    Zihan Xu
    David Wei Zhang
    Peng Zhou
    Wenzhong Bao
    Nature Communications, 12
  • [30] Ferroelectric FET-Based Time-Mode Multiply-Accumulate Accelerator: Design and Analysis
    Rafiq, Musaib
    Kaur, Tanveer
    Gaidhane, Amol
    Chauhan, Yogesh Singh
    Sahay, Shubham
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6613 - 6621