A Method of Increasing Digital Filter Performance Based on Truncated Multiply-Accumulate Units

被引:13
|
作者
Lyakhov, Pavel [1 ]
Valueva, Maria [1 ]
Valuev, Georgii [1 ]
Nagornov, Nikolai [2 ]
机构
[1] North Caucasus Fed Univ, Dept Math Modeling, Stavropol 355009, Russia
[2] St Petersburg Electrotech Univ LETI, Dept Automat & Control Proc, St Petersburg 197376, Russia
来源
APPLIED SCIENCES-BASEL | 2020年 / 10卷 / 24期
关键词
digital signal processing; digital filter; multiply-accumulate unit;
D O I
10.3390/app10249052
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
This paper proposes new digital filter architecture based on a modified multiply-accumulate (MAC) unit architecture called truncated MAC (TMAC), with the aim of increasing the performance of digital filtering. This paper provides a theoretical analysis of the proposed TMAC units and their hardware simulation. Theoretical analysis demonstrated that replacing conventional MAC units with modified TMAC units, as the basis for the implementation of digital filters, can theoretically reduce the filtering time by 29.86%. Hardware simulation showed that TMAC units increased the performance of digital filters by up to 10.89% compared to digital filters using conventional MAC units, but were associated with increased hardware costs. The results of this research can be used in the theory of digital signal processing to solve practical problems such as noise reduction, amplification and suppression of the frequency spectrum, interpolation, decimation, equalization and many others.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [41] High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system
    Ponraj, Jeyakumar
    Jeyabharath, R.
    Veena, P.
    Srihari, Tharumar
    INTEGRATION-THE VLSI JOURNAL, 2023, 93
  • [42] Sensitivity-Based Error Resilient Techniques With Heterogeneous Multiply-Accumulate Unit for Voltage Scalable Deep Neural Network Accelerators
    Shin, Dongyeob
    Choi, Wonseok
    Park, Jongsun
    Ghosh, Swaroop
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (03) : 520 - 531
  • [43] A high-performance and low-power 32-bit multiply-accumulate unit with single-instruction-multiple-data (SIMD) feature
    Liao, YY
    Roberts, DB
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (07) : 926 - 931
  • [44] A High-Accuracy Hardware-Efficient Multiply-Accumulate (MAC) Unit Based on Dual-Mode Truncation Error Compensation for CNNs
    Tang, Song-Nien
    Han, Yu-Shin
    IEEE ACCESS, 2020, 8 : 214716 - 214731
  • [45] Digital pixel CMOS focal plane array with on-chip multiply accumulate units for low-latency image processing
    Little, Jeffrey W.
    Tyrrell, Brian W.
    D'Onofrio, Richard
    Berger, Paul J.
    Fernandez-Cull, Christy
    INFRARED TECHNOLOGY AND APPLICATIONS XL, 2014, 9070
  • [46] An 8T SRAM Based Digital Compute-In-Memory Macro For Multiply-And-Accumulate Accelerating
    Wang, Zilin
    Luo, Hongyang
    Peng, ZeYang
    Chao, Xingchen
    He, Yajuan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [47] METHOD FOR INCREASING ACCURACY AND DESIGN OF AN OPTIMAL STRUCTURE FOR A DIGITAL-FILTER
    FEDOROV, SM
    SHIDLOVSKII, VI
    AUTOMATION AND REMOTE CONTROL, 1976, 37 (11) : 1686 - 1691
  • [48] A method for increasing the dynamic performance of pneumatic servosystems with digital valves
    Belforte, G
    Mauro, S
    Mattiazzo, G
    MECHATRONICS, 2004, 14 (10) : 1105 - 1120
  • [49] IIR Based Digital Filter Design and Performance Analysis
    Sutradhar, Shapna Rani
    Sayadat, Nazmus
    Rahman, Ashfiqur
    Munira, Sirajum
    Haque, A. K. M. Fazlul
    Sakib, Syed Nazmus
    2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 184 - 189
  • [50] The method of deleting trend based on FIR digital filter
    Gui, ZG
    Yang, N
    Shu, HZ
    Han, Y
    ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 5237 - 5239