Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization

被引：0

作者：

Li, Yan ^{[1
]}

Schneider, Helmut ^{[2
]}

Schnabel, Florian ^{[2
]}

Thewes, Roland ^{[2
]}

Schmitt-Landsiedel, Doris ^{[1
]}

机构：

[1] Tech Univ Munich, Theresienstr 90, D-82110 Munich, Germany

[2] Qimonda AG, ADCC, PD DLD, D-85579 Neubiberg, Germany

来源：

INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2009年 / 5349卷

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Aiming for a systematic evaluation of DRAM sense amplifier (SA) performance, the SA is modeled using small signal equivalent circuit approach in order to analyze mismatch effects and to support design robustness concerning technology variations. The statistical mismatch of the SA is replaced by equivalent voltage sources. The switching delay between n- and p-sensing transistors of the SA is also analyzed. This approach supports yield consideration of DRAM sense amplifiers in future technologies.

引用

页码：126 / +

页数：2

共 50 条

[11] Yield and speed optimization of a latch-type voltage sense amplifier
Wicht, B
Nirschl, T
Schmitt-Landsiedel, D
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (07) : 1148 - 1158
[12] Failure Analysis Induced by Bit Line Sense Amplifier Noise in High Density DRAM
Lee, Myungjae
Ko, Sanghoon
Bae, Daegi
Hong, Heeil
Hwang, Hongsun
Rhee, Sangjae
Cho, Kangyong
Jin, Gyoyoung
ISTFA 2015: CONFERENCE PROCEEDINGS FROM THE 41ST INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2015, : 237 - 240
[13] A Low-Power Charge Sharing Hierarchical Bitline and Voltage-Latched Sense Amplifier for SRAM Macro in 28 nm CMOS Technology
Hong, Chi-Hao
Chiu, Yi-Wei
Zhao, Jun-Kai
Jou, Shyh-Jye
Wang, Wen-Tai
Lee, Reed
2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 160 - 164
[14] Characterization of SRAM Sense Amplifier Input Offset for Yield Prediction in 28nm CMOS
Abu-Rahma, Mohamed H.
Chen, Ying
Sy, Wing
Ong, Wee Ling
Ting, Leon Yeow
Yoon, Sei Seung
Han, Michael
Terzioglu, Esin
2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
[15] Optimization of DRAM sense amplifiers for the gigabit era
Parke, SA
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 209 - 212
[16] CMOS SENSE AMPLIFIER FOR CONDUCTIVE CELL.
Anon
IBM technical disclosure bulletin, 1985, 28 (02): : 686 - 688
[17] Amplifier design optimization in CMOS
Ghosh, Sumalya
Mal, Ashis Kumar
Mal, Surajit
Advances in Intelligent Systems and Computing, 2015, 343 : 287 - 297
[18] A Comparative Performance Analysis of CMOS and FinFET Based Voltage Mode Sense Amplifier
Garg, Mitali
Anurag
Singh, Balwinder
2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 544 - 547
[19] Low-Power Single Bitline Load Sense Amplifier for DRAM
Dai, Chenghu
Lu, Yixiao
Lu, Wenjuan
Lin, Zhiting
Wu, Xiulong
Peng, Chunyu
ELECTRONICS, 2023, 12 (19)
[20] Design of DRAM Sense Amplifier using 45nm Technology
Kumar, Ankush
Pandey, Akanksha
Sahu, Praveen Kumar
Chandra, Lalit
Dwivedi, R.
Mishra, V. N.
2018 INTERNATIONAL SYMPOSIUM ON DEVICES, CIRCUITS AND SYSTEMS (ISDCS), 2018,

← 1 2 3 4 5 →