Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization

被引：0

作者：

Li, Yan ^{[1
]}

Schneider, Helmut ^{[2
]}

Schnabel, Florian ^{[2
]}

Thewes, Roland ^{[2
]}

Schmitt-Landsiedel, Doris ^{[1
]}

机构：

[1] Tech Univ Munich, Theresienstr 90, D-82110 Munich, Germany

[2] Qimonda AG, ADCC, PD DLD, D-85579 Neubiberg, Germany

来源：

INTEGRATED CIRCUIT AND SYSTEMS DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2009年 / 5349卷

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Aiming for a systematic evaluation of DRAM sense amplifier (SA) performance, the SA is modeled using small signal equivalent circuit approach in order to analyze mismatch effects and to support design robustness concerning technology variations. The statistical mismatch of the SA is replaced by equivalent voltage sources. The switching delay between n- and p-sensing transistors of the SA is also analyzed. This approach supports yield consideration of DRAM sense amplifiers in future technologies.

引用

页码：126 / +

页数：2

共 50 条

[41] Low-voltage DRAM sensing scheme with offset-cancellation sense amplifier
Hong, S
Kim, E
Wee, JK
Lee, S
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1356 - 1360
[42] A 50-MU-A STANDBY 1MX1/256KX4 CMOS DRAM WITH HIGH-SPEED SENSE AMPLIFIER
FUJII, S
SAITO, S
OKADA, Y
SATO, M
SAWADA, S
SHINOZAKI, S
NATORI, K
OZAWA, O
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 643 - 648
[43] ION MICROBEAM PROBING OF SENSE AMPLIFIERS TO ANALYZE SINGLE EVENT UPSETS IN A CMOS DRAM
GEPPERT, LM
BAPST, U
HEIDEL, DF
JENKINS, KA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 132 - 134
[44] A new flash memory sense amplifier in 0.18μm CMOS technology
Chrisanthopoulos, A
Moisiadis, Y
Varagis, A
Tsiatouhas, Y
Arapoyanni, A
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 941 - 944
[45] New sense amplifier for small-swing CMOS logic circuits
Kristovski, GV
Pogrebnoy, YL
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 573 - 576
[46] About the choice of initial voltages in the synchronous sense amplifier for CMOS memory
Gerasimov, Y. M.
Grigoryev, N. G.
Kobylyatskiy, A. V.
1ST INTERNATIONAL TELECOMMUNICATION CONFERENCE ADVANCED MICRO- AND NANOELECTRONIC SYSTEMS AND TECHNOLOGIES, 2016, 151
[47] 3.3 GHz sense-amplifier in 0.18 μm CMOS technology
Wijetunga, PW
Levi, AFJ
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 764 - 767
[48] QUASISTATIC ANALYSIS OF A DYNAMIC SENSE AMPLIFIER
VISWESWARAN, GS
JAIN, NK
BHATTACHARYYA, AB
ELECTRONICS LETTERS, 1985, 21 (08) : 331 - 332
[49] High-speed charge transfer sense amplifier for 0.5 V DRAM array applications
Chow, Hwang-Cherng
Hsieh, Chaung-Lin
INTERNATIONAL JOURNAL OF ELECTRONICS, 2009, 96 (02) : 165 - 171
[50] Sense Amplifier with Offset Mismatch Calibration for Sub 1-V DRAM Core Operation
Moon, Jinyeong
Chung, Byongtae
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3501 - 3504

← 1 2 3 4 5 →