Design and Measurement of a Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Differential Signaling

被引：0

作者：

Kim, Heegon ^{[1
]}

Cho, Jonghyun ^{[1
]}

Jung, Daniel H. ^{[1
]}

Kim, Jonghoon J. ^{[1
]}

Choi, Sumin ^{[1
]}

Kim, Joungho ^{[1
]}

Lee, Junho ^{[2
]}

Park, Kunwoo ^{[2
]}

机构：

[1] Korea Adv Inst Sci & Technol, TERA Lab, Taejon 305701, South Korea

[2] Hynix Semicond Inc, Adv Design Team, Ichon, South Korea

来源：

2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013) | 2013年

关键词：

Inter-symbol Interference (ISI); On-interposer passive equalizer; Silicon-interposer; Differential data transmission;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a compact on-interposer passive equalizer for chip-to-chip high-speed differential signaling was proposed and experimentally verified. By using the parasitic resistance and inductance of the coil-shaped on-interposer metal line, the proposed on-interposer passive equalizer achieves not only the wide-band equalization but also the compact size. Moreover, the symmetric structure of the proposed equalizer maintains the balance between the differential signals. The remarkable performance of the proposed on-interposer passive equalizer for differential signaling was successfully verified by a frequency- and time-domain measurement of up to 10 Gbps.

引用

页码：5 / 9

页数：5

共 50 条

[31] Design and implementation of a high-speed reconfigurable cipher chip
Gao Nana
JournalofSystemsEngineeringandElectronics, 2006, (04) : 712 - 716
[32] Design and implementation of a high-speed reconfigurable cipher chip
Gao, Nana
Li, Zhancai
Wang, Qin
Journal of Systems Engineering and Electronics, 2006, 17 (04) : 712 - 716
[33] Design and measurement for high-speed interconnects between chip package, connector and PCB board
Hu, Kaisheng
2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
[34] Low-complexity adaptive equalization for high-speed chip-to-chip communication paths by zero-forcing of jitter components
Toifl, Thomas
Schmatz, Martin
Menolfi, Christian
IEEE TRANSACTIONS ON COMMUNICATIONS, 2006, 54 (09) : 1554 - 1557
[35] Implementation of active interposer for high-speed and low-cost chip level optical interconnects
Mikawa, T
Kinoshita, M
Hiruma, K
Ishitsuka, T
Okabe, M
Hiramatsu, S
Furuyama, H
Matsui, T
Kumai, K
Ibaragi, O
Bonkohara, M
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2003, 9 (02) : 452 - 459
[36] A 25-Gbit/s High-speed Optical-electrical Printed Circuit Board for Chip-to-chip Optical Interconnections
Matsuoka, Yasunobu
Adachi, Koichiro
Lee, Yong
Ido, Tatemi
2012 2ND IEEE CPMT SYMPOSIUM JAPAN, 2012,
[37] A High-Speed Energy-Efficient Inductor-Less Transimpedance Amplifier with Adjustable Gain for Optical Chip-to-Chip Communication
Schoeniger, David
Henker, Ronny
Ellinger, Frank
2015 SBMO/IEEE MTT-S INTERNATIONAL MICROWAVE AND OPTOELECTRONICS CONFERENCE (IMOC), 2015,
[38] High-Speed Micro-LEDs Based on Nano-Engineered InGaN Active Region Towards Chip-to-Chip Interconnections
Li, Zhenhao
Yu, Luming
Liu, Bo
Zhang, Xinran
Xu, Zengyi
Lin, Xianhao
Hao, Zhibiao
Luo, Yi
Sun, Changzheng
Xiong, Bing
Han, Yanjun
Wang, Jian
Li, Hongtao
Gan, Lin
Chi, Nan
Wang, Lai
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2024, 42 (24) : 8760 - 8770
[39] A High-Speed GCD Chip: A Case Study in Asynchronous Design
Gill, Gennette
Hansen, John
Agiwal, Ankur
Vicci, Leandra
Singh, Montek
2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 205 - 210
[40] Performance limitation of on-chip global interconnects for high-speed signaling
Tsuchiya, A
Gotoh, Y
Hashimoto, M
Onodera, H
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 489 - 492

← 1 2 3 4 5 →