Design and Measurement of a Compact On-interposer Passive Equalizer for Chip-to-chip High-speed Differential Signaling

被引：0

作者：

Kim, Heegon ^{[1
]}

Cho, Jonghyun ^{[1
]}

Jung, Daniel H. ^{[1
]}

Kim, Jonghoon J. ^{[1
]}

Choi, Sumin ^{[1
]}

Kim, Joungho ^{[1
]}

Lee, Junho ^{[2
]}

Park, Kunwoo ^{[2
]}

机构：

[1] Korea Adv Inst Sci & Technol, TERA Lab, Taejon 305701, South Korea

[2] Hynix Semicond Inc, Adv Design Team, Ichon, South Korea

来源：

2013 9TH INTERNATIONAL WORKSHOP ON ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2013) | 2013年

关键词：

Inter-symbol Interference (ISI); On-interposer passive equalizer; Silicon-interposer; Differential data transmission;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a compact on-interposer passive equalizer for chip-to-chip high-speed differential signaling was proposed and experimentally verified. By using the parasitic resistance and inductance of the coil-shaped on-interposer metal line, the proposed on-interposer passive equalizer achieves not only the wide-band equalization but also the compact size. Moreover, the symmetric structure of the proposed equalizer maintains the balance between the differential signals. The remarkable performance of the proposed on-interposer passive equalizer for differential signaling was successfully verified by a frequency- and time-domain measurement of up to 10 Gbps.

引用

页码：5 / 9

页数：5

共 50 条

[41] Performance limitation of on-chip global interconnects for high-speed signaling
Tsuchiya, A
Hashimoto, M
Onodera, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (04) : 885 - 891
[42] High-Speed On-Chip Signaling: Voltage or Current-Mode?
Islam, Riadul
IETE JOURNAL OF RESEARCH, 2021, 67 (02) : 217 - 226
[43] Monolithically integrated compact high-speed wideband wavelength tunable filter chip
Ma, Jing
Huang, Yingyan
Ho, Seng-Tiong
2006 IEEE AVIONICS, FIBER-OPTICS AND PHOTONICS TECHNOLOGY CONFERENCE, 2006, : 66 - +
[44] High-density Silicon Optical Interposer for Inter-chip Interconnects based on Compact and High Speed Components
Nakamura, Takahiro
Urino, Yutaka
Fujikata, Junichi
Usuki, Tatsuya
Ishizaka, Masashige
Yamada, Koji
Horikawa, Tsuyoshi
Arakawa, Yasuhiko
2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2013,
[45] DMT 3L4W: A 3-Lane 4-Wire Signaling With Discrete Multitone Modulation for High-Speed Wireline Chip-to-Chip Interconnects
Jang, Seoyoung
Lee, Jaewon
Choi, Yujin
Kim, Donggeon
Kim, Gain
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[46] Electrical analysis and design of differential pairs used in high-speed flip-chip BGA packages
Yuan, Weiliang
Pang, Kuah Hsian
Khiang, Wang Chuen
Rue, Desmond Chong Yok
Daengdora, Muhamad Alfian
2006 17TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2006, : 578 - +
[47] The Design and Implementation of a High-speed Parallel AES Crypto-chip
Yang, Jun
Zhang, Weiping
Shu, Pingping
Wang, Xiaojun
Zhao, Ga
Yang, Hengfen
AUTOMATION EQUIPMENT AND SYSTEMS, PTS 1-4, 2012, 468-471 : 1721 - +
[48] Design guideline for resistive termination of on-chip high-speed interconnects
Tsuchiya, A
Hashimoto, M
Onodera, H
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 613 - 616
[49] Artificial Intelligence Chip Design for High-Speed Cardiac Arrhythmia Classification
Chen, Yuan-Ho
Wang, Ching-Tien
Lin, Shinn-Yn
Lai, Chao-Sung
Sheu, Bing
IEEE NANOTECHNOLOGY MAGAZINE, 2023, 17 (06) : 29 - 35
[50] The Design of High-Speed Synchronization Data Collection Node Machine for Multi-Chip CCD Measurement
Xiang Ke-Feng
Li Li
AUTOMATIC MANUFACTURING SYSTEMS II, PTS 1 AND 2, 2012, 542-543 : 717 - +

← 1 2 3 4 5 →