Test Planning and Test Access Mechanism Design for Stacked Chips using ILP

被引：0

作者：

SenGupta, Breeta ^{[1
]}

Larsson, Erik ^{[1
]}

机构：

[1] Lund Univ, Lund, Sweden

来源：

2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS) | 2014年

关键词：

OPTIMIZATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we propose a scheme for test planning and test access mechanism (TAM) design for stacked integrated circuits (SICs) that are designed in a core-based manner. Our scheme minimizes the test cost, which is given as the weighted sum of the test time and the TAM width. The test cost is evaluated for a test flow that consists of a wafer sort test of each individual chip and a package test of the complete stack of chips. We use an Integer Linear Programming (ILP) model to find the optimal test cost. The ILP model is implemented on several designs constructed from ITC'02 benchmarks. The experimental results show significant reduction in test cost compared to when using schemes, which are optimized for non-stacked chips.

引用

页数：6

共 50 条

[31] A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips
Sandeep Kumar Goel
Erik Jan Marinissen
Journal of Electronic Testing, 2003, 19 : 425 - 435
[32] Test Vector Overlapping Based Compression Tool for Narrow Test Access Mechanism
Jenicek, Jiri
Rozkovec, Martin
Novak, Ondrej
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 387 - 392
[33] Test Optimization using Combinatorial Test Design
Route, Saritha
10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS - ICSTW 2017, 2017, : 278 - 279
[34] Secure scan: A design-for-test architecture for crypto chips
Yang, Bo
Wu, Kaijie
Karri, Ramesh
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (10) : 2287 - 2293
[35] Secure scan: A design-for-test architecture for crypto chips
Yang, B
Wu, KJ
Karri, R
42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 135 - 140
[36] Steady State and Transient Thermal Analysis of Hot Spots in 3D Stacked ICs using Dedicated Test Chips
Oprins, H.
Cherman, V.
Stucchi, M.
Vandevelde, B.
Van der Plas, G.
Marchal, P.
Beyne, E.
2011 27TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2011, : 131 - 137
[37] A novel test time reduction algorithm for test architecture design for core-based system chips
Goel, SK
Marinissen, EJ
ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2002, : 7 - 12
[38] Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip
Vikram Iyengar
Krishnendu Chakrabarty
Erik Jan Marinissen
Journal of Electronic Testing, 2002, 18 : 213 - 230
[39] Multi-Valued Logic Test Access Mechanism for Test Time and Power Reduction
Nekooei, Amirreza
Navabi, Zainalabedin
2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
[40] Test wrapper and test access mechanism co-optimization for system-on-chip
Iyengar, V
Chakrabarty, K
Marinissen, EJ
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1023 - 1032

← 1 2 3 4 5 →