Test Planning and Test Access Mechanism Design for Stacked Chips using ILP

被引：0

作者：

SenGupta, Breeta ^{[1
]}

Larsson, Erik ^{[1
]}

机构：

[1] Lund Univ, Lund, Sweden

来源：

2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS) | 2014年

关键词：

OPTIMIZATION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper we propose a scheme for test planning and test access mechanism (TAM) design for stacked integrated circuits (SICs) that are designed in a core-based manner. Our scheme minimizes the test cost, which is given as the weighted sum of the test time and the TAM width. The test cost is evaluated for a test flow that consists of a wafer sort test of each individual chip and a package test of the complete stack of chips. We use an Integer Linear Programming (ILP) model to find the optimal test cost. The ILP model is implemented on several designs constructed from ITC'02 benchmarks. The experimental results show significant reduction in test cost compared to when using schemes, which are optimized for non-stacked chips.

引用

页数：6

共 50 条

[1] Genetic algorithm based test scheduling and test access mechanism design for system-on-chips
Chattopadhyay, S
Reddy, KS
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 341 - 346
[2] Test Access Mechanism for Chips with Spare Identical Cores
Sinanoglu, Ozgur
2012 IEEE 18TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2012, : 97 - 102
[3] An ILP formulation to optimize test access mechanism in system-on-chip testing
Nourani, M
Papachristou, C
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 902 - 910
[4] Thermal-Aware Test Access Mechanism and Wrapper Design Optimization for System-on-Chips
Yu, Thomas Edison
Yoneda, Tomokazu
Chakrabarty, Krishnendu
Fujiwara, Hideo
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (10) : 2440 - 2448
[5] SOC test planning using virtual test access architectures
Sehgal, A
Iyengar, V
Chakrabarty, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) : 1263 - 1276
[6] Test Access Mechanism for Automotive Chips through Vehicular Control Networks
Kim, Jinuk
Ansari, Muhammad Adil
Kim, Dooyoung
Jung, Jihun
Kim, Youngsung
Park, Sungju
2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2016,
[7] Compression considerations in test access mechanism design
Gonciari, PT
Rosinger, P
Al-Hashimi, BM
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 89 - 96
[8] Test access mechanism design and test controlling for network-on-chip
Zhang, Fan
Jin, Depeng
Zeng, Lieguang
IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 1785 - +
[9] Application of Thermal Test Chips to Stacked Chip Packages
Tarter, Thomas S.
Siegal, Bernie
2013 TWENTY NINTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2013, : 13 - 22
[10] A packet switching communication-based Test Access Mechanism for system chips
Nahvi, M
Ivanov, A
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 81 - 86

← 1 2 3 4 5 →