Strained Si and the future direction of CMOS

被引：0
|
作者：
Thompson, Scott E. [1 ]
Sun, Guangyu [1 ]
机构：
[1] Univ Florida, Gainesville, FL 32607 USA
来源：
2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Uniaxial process induced strain is being adopted in all 90, 65, and 45 nm high performance logic technologies. Uniaxial strain offers large performance improvement at low cost and minimally increased manufacturing complexity and is scalable to future technology nodes.
引用
收藏
页码：46 / +
页数：2
相关论文
共 50 条
  • [21] Strained Ge and Ge1-xSnx Technology for Future CMOS Devices
    Nakatsuka, Osamu
    Takeuchi, Shotaro
    Shimura, Yosuke
    Sakai, Akira
    Zaima, Shigeaki
    TECHNOLOGY EVOLUTION FOR SILICON NANO-ELECTRONICS, 2011, 470 : 146 - +
  • [22] Performance assessment of scaled strained-Si channel-on-insulator (SSOI) CMOS
    Kim, K
    Chuang, CT
    Rim, K
    Joshi, RV
    SOLID-STATE ELECTRONICS, 2004, 48 (02) : 239 - 243
  • [23] High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture
    Olsen, SH
    O'Neill, AG
    Driscoll, LS
    Kwa, KSK
    Chattopadhyay, S
    Waite, AM
    Tang, YT
    Evans, AGR
    Norris, DJ
    Cullis, AG
    Paul, DJ
    Robbins, DJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) : 1961 - 1969
  • [24] Performance projections of scaled CMOS devices and circuits with strained Si-on-SiGe channels
    Fossum, JG
    Zhang, WM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) : 1042 - 1049
  • [25] Measurement and Analysis of Variability in 45nm Strained-Si CMOS Technology
    Pang, Liang-Teck
    Nikolic, Borivoje
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 129 - 132
  • [26] Performance assessment of scaled strained-si channel-on-insulator (SSOI) CMOS
    Kim, KW
    Chuang, CT
    Kern, R
    Joshi, RV
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 17 - 19
  • [27] Mobility-enhanced CMOS technologies using strained Si/SiGe/Ge channels
    Takagi, S.
    Tezuka, T.
    Irisawa, T.
    Nakaharai, S.
    Numata, T.
    Usuda, K.
    Maeda, T.
    Sugiyama, N.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 165 - +
  • [28] Modeling of the threshold voltage in strained Si/Si1-xGex/Si1-yGey(x≥y) CMOS Architectures
    Tsang, Y. L.
    Chattopadhyay, Sanatan
    Uppal, Suresh
    Escobedo-Cousin, Enrique
    Ramakrishnan, Hiran K.
    Olsen, Sarah H.
    O'Neill, Anthony G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (11) : 3040 - 3048
  • [29] Performance limitations of Si bulk CMOS and alternatives for future ULSI
    Saraswat, Krishna C.
    Kim, Donghyun
    Krishnamohan, Tejas
    Pethe, Abhijit
    Journal of the Indian Institute of Science, 2007, 87 (03) : 387 - 399
  • [30] Thick-Strained-Si/SiGe CMOS technology with selective-epitaxial-si shallow-trench isolation
    Miyamoto, Masafumi
    Sugii, Nobuyuki
    Hoshino, Yutaka
    Yoshida, Yoshinori
    Kondo, Masao
    Kimura, Yoshinobu
    Ohnishi, Kazuhiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2460 - 2465
12345