共 50 条
- [41] Fabrication of strained Si/strained SiGe/strained si heterostructures on insulator by a bond and etch-back technique 2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 35 - 36
- [42] Modeling Techniques for Strained CMOS Technology ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 3 - 18
- [43] Process-strained Si (PSS) CMOS technology featuring 3D strain engineering 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 73 - 76
- [44] Study of Substrate Induced Strained-Si/SiGe Channel for Optimizing CMOS Digital Circuit Characteristics 2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,