High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture

被引：73

作者：

Olsen, SH ^{[1
]}

O'Neill, AG

Driscoll, LS

Kwa, KSK

Chattopadhyay, S

Waite, AM

Tang, YT

Evans, AGR

Norris, DJ

Cullis, AG

Paul, DJ

Robbins, DJ

机构：

[1] Univ Newcastle, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England

[2] Univ Southampton, Dept Elect & Comp Sci, Southampton SO17 1BJ, Hants, England

[3] Univ Sheffield, Dept Elect & Elect Engn, Sheffield S1 3JD, S Yorkshire, England

[4] QinetiQ, Malvern WR14 3PS, Worcs, England

[5] Univ Cambridge, Cavendish Lab, Cambridge CB3 0HE, England

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2003年 / 50卷 / 09期

基金：

英国工程与自然科学研究理事会;

关键词：

CMOS; drain-current enhancement; nMOSFETs; self-heating; SiGe; strained silicon; thermal budget; transconductance enhancement; virtual substrate;

D O I：

10.1109/TED.2003.815603

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Performance enhancements of up to 170% in drain current, maximum transconductance, and field-effect mobility are presented for nMOSFETs fabricated with strained-Si channels compared with identically processed bulk Si MOSFETs. A novel layer structure comprising Si/Si0.7Ge0.3 on an Si0.85Ge0.15 virtual substrate (VS) offers improved performance advantages and a strain-compensated structure. A high thermal budget process produces devices having excellent on/off-state drain-current characteristics, transconductance, and subthreshold characteristics. The virtual substrate does not require chemical-mechanical polishing and the same performance enhancement is achieved with and without a titanium salicide process.

引用

页码：1961 / 1969

页数：9

共 50 条

[1] Evaluation of strained Si/SiGe material for high performance CMOS
Olsen, SH
O'Neill, AG
Chattopadhyay, S
Kwa, KSK
Driscoll, LS
Norris, DJ
Cullis, AG
Robbins, DJ
Zhang, J
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (06) : 707 - 714
[2] High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET and CMOS Inverter: Comparison of Si and SiGe FinFET
Yao, Yi-Ju
Yang, Ching-Ru
Tseng, Ting-Yu
Chang, Heng-Jia
Lin, Tsai-Jung
Luo, Guang-Li
Hou, Fu-Ju
Wu, Yung-Chun
Chang-Liao, Kuei-Shu
NANOMATERIALS, 2023, 13 (08)
[3] HIGH-PERFORMANCE BULK CMOS TECHNOLOGY WITH MILLISECOND ANNEALING AND STRAINED SI
Sugii, T.
Ikeda, K.
Miyashita, T.
16TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2008, 2008, : 37 - 42
[4] High-performance strained Si/SiGe pMOS devices with multiple quantum wells
Collaert, N
Verheyen, P
De Meyer, K
Loo, R
Caymax, M
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 190 - 194
[5] Doubling speed using strained Si/SiGe CMOS technology
Olsen, SH
Temple, M
O'Neill, AG
Paul, DJ
Chattopadhyay, S
Kwa, KSK
Driscoll, LS
THIN SOLID FILMS, 2006, 508 (1-2) : 338 - 341
[6] High-performance strained-SOI CMOS devices using thin film SiGe-on-insulator technology
Mizuno, T
Sugiyama, N
Tezuka, T
Numata, T
Takagi, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) : 988 - 994
[7] Fabrication of a novel strained SiGe:C-channel planar 55nm nMOSFET for High-Performance CMOS
Ernst, T
Hartmann, JM
Loup, V
Ducroquet, F
Dollfus, P
Guegan, G
Lafond, D
Holliger, P
Prévitali, B
Toffoli, A
Deleonibus, S
2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 92 - 93
[8] Monte Carlo simulations of strained Si/SiGe-OI nMOSFETs
Yangthaisong, A.
Osotchan, T.
2006 IEEE CONFERENCE ON EMERGING TECHNOLOGIES - NANOELECTRONICS, 2006, : 438 - +
[9] High quality strained Si/SiGe substrates for CMOS and optical devices
Weber, J
Nebrich, L
Bensch, F
Neumeier, K
Vogg, G
Wieland, R
Bonfert, D
Ramm, P
MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) : 215 - 220
[10] Strained SiGe and Si FinFETs for High Performance Logic with SiGe/Si stack on SOI
Ok, I.
Akarvardar, K.
Lin, S.
Baykan, M.
Young, C. D.
Hung, P. Y.
Rodgers, M. P.
Bennett, S.
Stamper, H. O.
Franca, D. L.
Yum, J.
Nadeau, J. P.
Hobbs, C.
Kirsch, P.
Majhi, P.
Jammy, R.
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,

← 1 2 3 4 5 →