HIGH-PERFORMANCE BULK CMOS TECHNOLOGY WITH MILLISECOND ANNEALING AND STRAINED SI

被引：0

作者：

Sugii, T. ^{[1
]}

Ikeda, K. ^{[1
]}

Miyashita, T. ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Tado, Mie, Japan

来源：

16TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2008 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

High-performance planar, bulk CMOS technology for 45nm nodes and beyond is reviewed from the point of mobility enhancement techniques and millisecond annealing techniques. Through continuous efforts to increase on-current with the strained techniques while scaling transistor dimensions with millisecond annealing, competitive high-end CMOS technology for 45nm node was realized.

引用

页码：37 / 42

页数：6

共 50 条

[1] High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture
Olsen, SH
O'Neill, AG
Driscoll, LS
Kwa, KSK
Chattopadhyay, S
Waite, AM
Tang, YT
Evans, AGR
Norris, DJ
Cullis, AG
Paul, DJ
Robbins, DJ
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) : 1961 - 1969
[2] Strained SiNMOSFETs for high performance CMOS technology
Rim, K
Koester, S
Hargrove, M
Chu, J
Mooney, PM
Ott, J
Kanarsky, T
Ronsheim, P
Ieong, M
Grill, A
Wong, HSP
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 59 - 60
[3] Strained SOI technology for high-performance, low-power CMOS applications
Takagi, S
Mizuno, T
Tezuka, T
Sugiyama, N
Numata, T
Usuda, K
Moriyama, Y
Nakaharai, S
Koga, J
Tanabe, A
Maeda, T
2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 376 - +
[4] High-performance bulk CMOS technology for 65/45 nm nodes
Sugii, T
SOLID-STATE ELECTRONICS, 2006, 50 (01) : 2 - 9
[5] Evaluation of strained Si/SiGe material for high performance CMOS
Olsen, SH
O'Neill, AG
Chattopadhyay, S
Kwa, KSK
Driscoll, LS
Norris, DJ
Cullis, AG
Robbins, DJ
Zhang, J
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (06) : 707 - 714
[6] A novel process-induced strained silicon (PSS) CMOS technology for high-performance applications
Ko, CH
Ge, CH
Huang, CC
Fu, CY
Hsu, CP
Chen, CH
Chang, CH
Lu, JC
Yeo, YC
Lee, WC
Chi, MH
2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TSA-TECH), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 25 - 26
[7] Performance of Super-Critical Strained-Si directly on Insulator (SC-SSOI) CMOS based on high-performance PD-OI technology
Thean, AVY
White, T
Sadaka, M
McCormick, L
Ramon, M
Mora, R
Beckage, P
Canonico, M
Wang, XD
Zollner, S
Murphy, S
Van Der Pas, V
Zavala, M
Noble, R
Zia, O
Kang, LG
Kolagunta, V
Cave, N
Cheek, J
Mendicino, M
Nguyen, BY
Orlowski, M
Venkatesan, S
Mogab, J
Chang, CH
Chiu, YH
Tuan, HC
See, YC
Liang, MS
Sun, YC
Cayrefourcq, I
Metral, F
Kennard, M
Mazure, C
2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2005, : 134 - 135
[8] Comparing High-Performance Cells in CMOS Bulk and FinFET Technologies
Meinhardt, Cristina
Reis, Ricardo
2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
[9] High-performance strained-SOI CMOS devices using thin film SiGe-on-insulator technology
Mizuno, T
Sugiyama, N
Tezuka, T
Numata, T
Takagi, S
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (04) : 988 - 994
[10] Ge epitaxy on Si: An enabling high-performance CMOS platform
ASM America, Phoenix, AZ
不详
Semicond Int, 2006, 11 (67-70):

← 1 2 3 4 5 →