HIGH-PERFORMANCE BULK CMOS TECHNOLOGY WITH MILLISECOND ANNEALING AND STRAINED SI

被引：0

作者：

Sugii, T. ^{[1
]}

Ikeda, K. ^{[1
]}

Miyashita, T. ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Tado, Mie, Japan

来源：

16TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2008 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

High-performance planar, bulk CMOS technology for 45nm nodes and beyond is reviewed from the point of mobility enhancement techniques and millisecond annealing techniques. Through continuous efforts to increase on-current with the strained techniques while scaling transistor dimensions with millisecond annealing, competitive high-end CMOS technology for 45nm node was realized.

引用

页码：37 / 42

页数：6

共 50 条

[41] High-performance twin silicon nanowire MOSFET (TSNWFET) on bulk Si wafer
Suk, Sung Dae
Yeo, Kyoung Hwan
Cho, Keun Hwi
Li, Ming
Yeoh, Yuri Young
Lee, Sung-Young
Kim, Sung Min
Yoon, Eun Jung
Kim, Min Sang
Oh, Chang Woo
Kim, Sung Hwan
Kim, Dong-Won
Park, Donggun
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (02) : 181 - 184
[42] Millisecond Annealing Junctions for Near-Scaling-Limit Bulk CMOS Using Raised Source/Drain Extensions
Hane, Masami
ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 63 - 70
[43] High-pressure deuterium annealing effect on nanoscale strained CMOS devices
Cho, Sung-Man
Lee, Jeong-Hyun
Chang, Man
Jo, Min-Seok
Hwang, Hyun-Sang
Lee, Jong-Kon
Hwang, Sung-Bo
Lee, Jong-Ho
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2008, 8 (01) : 153 - 159
[44] A HIGH-PERFORMANCE HALF-MICROMETER GENERATION CMOS TECHNOLOGY FOR FAST SRAMS
HAYDEN, JD
BAKER, FK
ERNST, SA
JONES, RE
KLEIN, J
LIEN, M
MCNELLY, TF
MELE, TC
MENDEZ, H
NGUYEN, BY
PARRILLO, LC
PAULSON, W
PFIESTER, JR
PINTCHOVSKI, F
SEE, YC
SIVAN, RD
SOMERO, BM
TRAVIS, EO
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (04) : 876 - 886
[45] Technology mapping for high-performance static CMOS and pass transistor logic designs
Jiang, YB
Sapatnekar, SS
Bamji, C
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (05) : 577 - 589
[46] DEVICE CHARACTERIZATION OF A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY
WOERLEE, PH
JUFFERMANS, CAH
LIFKA, H
MANDERS, WH
POMP, HG
PAULZEN, GM
WALKER, AJ
WOLTJER, R
MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 21 - 24
[47] A High-Performance Sigma-Delta Modulator in 0.18μm CMOS Technology
Qian, Yingqi
Zhang, Changchun
Liu, Zhongchao
Liu, Leilei
Luan, Yurong
Fang, Yuming
Guo, Yufeng
COMPUTER AND INFORMATION TECHNOLOGY, 2014, 519-520 : 1085 - +
[48] Performance limitations of Si bulk CMOS and alternatives for future ULSI
Saraswat, Krishna C.
Kim, Donghyun
Krishnamohan, Tejas
Pethe, Abhijit
Journal of the Indian Institute of Science, 2007, 87 (03) : 387 - 399
[49] High quality strained Si/SiGe substrates for CMOS and optical devices
Weber, J
Nebrich, L
Bensch, F
Neumeier, K
Vogg, G
Wieland, R
Bonfert, D
Ramm, P
MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) : 215 - 220
[50] Gate-work function engineering using poly-(Si,Ge) for high-performance 0.18μm CMOS technology
Ponomarev, YV
Salm, C
Schmitz, J
Woerlee, PH
Stolk, PA
Gravesteijn, DJ
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 829 - 832

← 1 2 3 4 5 →