HIGH-PERFORMANCE BULK CMOS TECHNOLOGY WITH MILLISECOND ANNEALING AND STRAINED SI

被引：0

作者：

Sugii, T. ^{[1
]}

Ikeda, K. ^{[1
]}

Miyashita, T. ^{[1
]}

机构：

[1] Fujitsu Labs Ltd, Tado, Mie, Japan

来源：

16TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED THERMAL PROCESSING OF SEMICONDUCTORS - RTP 2008 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

High-performance planar, bulk CMOS technology for 45nm nodes and beyond is reviewed from the point of mobility enhancement techniques and millisecond annealing techniques. Through continuous efforts to increase on-current with the strained techniques while scaling transistor dimensions with millisecond annealing, competitive high-end CMOS technology for 45nm node was realized.

引用

页码：37 / 42

页数：6

共 50 条

[31] A HIGH-PERFORMANCE 0.22-MU-M GATE CMOS TECHNOLOGY
OKAZAKI, Y
KOBAYASHI, T
MIYAKE, M
MATSUDA, T
SAKUMA, K
KAWAI, Y
TAKAHASHI, M
1989 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1989, : 13 - 14
[32] The impact of device footprint scaling on high-performance CMOS logic technology
Deng, Jie
Kim, Keunwoo
Chuang, Ching-Te
Wong, H.-S. Philip
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (05) : 1148 - 1155
[33] A high-performance CMOS CCII
Palumbo, G
Pennisi, S
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2001, 29 (03) : 331 - 336
[34] HIGH-PERFORMANCE HYDROGEN ANNEALING
WIRTNIK, KP
HEAT TREATMENT OF METALS, 1990, 17 (01): : 1 - 4
[35] Enhanced CMOS performances using substrate strained-SiGe and mechanical strained-Si technology
Wu, SL
Lin, YM
Chang, SJ
Lu, SC
Chen, PS
Liu, CW
IEEE ELECTRON DEVICE LETTERS, 2006, 27 (01) : 46 - 48
[36] Post-Growth Laser Annealing for High-Performance Ge Photodiodes on Si
Kawamata, Y.
Nagatomo, S.
Fukuda, K.
Izawa, Y.
Hoshino, S.
Ishikawa, Y.
SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 775 - 781
[37] The Strained-SiGe Relaxation Induced Underlying Si Defects Following the Millisecond Annealing for the 32 nm PMOSFETs
Yu, M. H.
Wang, L. T.
Huang, T. C.
Lee, T. L.
Cheng, H. C.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2012, 159 (03) : H243 - H249
[38] High performance Si/SiGe pMOSFETs fabricated in a standard CMOS process technology
Collaert, N
Verheyen, P
De Meyer, K
Loo, R
Caymax, M
SOLID-STATE ELECTRONICS, 2003, 47 (07) : 1173 - 1177
[39] Measurement and Analysis of Variability in 45 nm Strained-Si CMOS Technology
Pang, Liang-Teck
Qian, Kun
Spanos, Costas J.
Nikolic, Borivoje
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (08) : 2233 - 2243
[40] A modular 0.13 μm bulk CMOS technology for high performance and low power applications
Han, LK
Biesemans, S
Heidenreich, J
Houlihan, K
Lin, C
McGahay, V
Schiml, T
Schmidt, A
Schroeder, UP
Stetter, M
Wann, C
Warner, D
Mahnkopf, R
Chen, B
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 12 - 13

← 1 2 3 4 5 →