A comparative simulation study on the power-performance of multi-core architecture

被引:2
|
作者
Saravanan, Vijayalakshmi [1 ]
Anpalagan, Alagan [1 ]
Kothari, D. P. [2 ]
Woungang, Isaac [1 ]
Obaidat, Mohammad S. [3 ]
机构
[1] Ryerson Univ, WINCORE Lab, Toronto, ON, Canada
[2] IIT, Delhi, India
[3] Monmouth Univ, Long Branch, NJ 07764 USA
来源
JOURNAL OF SUPERCOMPUTING | 2014年 / 70卷 / 01期
关键词
Multi-core processors; Multi-threading; power-performance; Simulation study; MICROARCHITECTURE; REDUCTION; DESIGN; STAGE; DEPTH;
D O I
10.1007/s11227-014-1263-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, multi-core processor is the main technology used in desktop PCs, laptop computers and mobile hardware platforms. As the number of cores on a chip keeps increasing, it adds up the complexity and impacts more on both power and performance of a processor. In multi-processors, the number of cores and various parameters, such as issue-width, number of instructions and execution time, are key design factors to balance the amount of thread-level parallelism and instruction-level parallelism. In this paper, we perform a comprehensive simulation study that aims to find the optimum number of processor cores in desktop/laptop computing processor models with shallow pipeline depth. This paper also explores the trade-off between the number of cores and different parameters used in multi-processors in terms of power-performance gains and analyzes the impact of 3D stacking on the design of simultaneous multi-threading and chip multiprocessing. Our analysis shows that the optimum number of cores varies with different classes of workloads, namely: SPEC2000, SPEC2006 and MiBench. Simulation study is presented using architectures with shorter pipeline depth, showing that (1) the optimum number of cores for power-performance is 8, (2) the optimum number of threads in the range [2, 4], and (3) for beyond 32 cores, multi-core processors are no longer efficient in terms of performance benefits and overall power consumption.
引用
收藏
页码:465 / 487
页数:23
相关论文
共 50 条
  • [1] A comparative simulation study on the power–performance of multi-core architecture
    Vijayalakshmi Saravanan
    Alagan Anpalagan
    D. P. Kothari
    Isaac Woungang
    Mohammad S. Obaidat
    The Journal of Supercomputing, 2014, 70 : 465 - 487
  • [2] Comparative Analysis of OpenMP and MPI on Multi-Core Architecture
    Chan, Michael K.
    Yang, Lan
    44TH ANNUAL SIMULATION SYMPOSIUM 2011 (ANSS 2011) - 2011 SPRING SIMULATION MULTICONFERENCE - BK 2 OF 8, 2011, : 18 - 25
  • [3] Simulation and Mathematical Analysis of Multi-core Cluster Architecture
    Hamid, Norhazlina
    Walters, Robert
    Wills, Gary
    2015 17TH UKSIM-AMSS INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2015, : 476 - 481
  • [4] Analysis of power model of multi-core microprocessor architecture
    Chen Z.
    Liu C.
    Hou S.
    Guo Y.
    Zhongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Central South University (Science and Technology), 2019, 50 (07): : 1611 - 1618
  • [5] A Comparative Study on Performance Benefits of Multi-core CPUs using OpenMP
    Saravanan, Vijayalakshmi
    Radhakrishnan, Mohan
    Basavesh, A.S.
    Kothari, D.P.
    International Journal of Computer Science Issues, 2012, 9 (1 1-2) : 272 - 278
  • [6] An empirical validation of power-performance scaling: DVFS vs. multi-core scaling in big. LITTLE processor
    Yoo, Seehwan
    IEICE ELECTRONICS EXPRESS, 2015, 12 (08): : 1 - 9
  • [7] A performance study of multi-core out-of-order superscalar processor architecture
    Lee, Jong-Bok
    Transactions of the Korean Institute of Electrical Engineers, 2012, 61 (10): : 1502 - 1507
  • [8] A Hyperscalar Multi-core Architecture
    Chiu, Jih-Ching
    Chou, Yu-Liang
    Su, Ding-Siang
    PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 77 - 78
  • [9] The Design of a Cycle Accurate Multi-core Architecture Performance Simulator
    Wang, Gang
    Zhang Tiefei
    Yan, Like
    Bin, Xie
    Chen, Tianzhou
    SEC 2008: PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING, 2008, : 282 - 287
  • [10] Improving Performance of Dense Linear Algebra with Multi-core Architecture
    Abouelfarag, Ahmed A.
    Nouh, Nada Magdy
    ElShenawy, Marwa
    2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, : 870 - 874