A comparative simulation study on the power-performance of multi-core architecture

被引:2
|
作者
Saravanan, Vijayalakshmi [1 ]
Anpalagan, Alagan [1 ]
Kothari, D. P. [2 ]
Woungang, Isaac [1 ]
Obaidat, Mohammad S. [3 ]
机构
[1] Ryerson Univ, WINCORE Lab, Toronto, ON, Canada
[2] IIT, Delhi, India
[3] Monmouth Univ, Long Branch, NJ 07764 USA
来源
JOURNAL OF SUPERCOMPUTING | 2014年 / 70卷 / 01期
关键词
Multi-core processors; Multi-threading; power-performance; Simulation study; MICROARCHITECTURE; REDUCTION; DESIGN; STAGE; DEPTH;
D O I
10.1007/s11227-014-1263-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, multi-core processor is the main technology used in desktop PCs, laptop computers and mobile hardware platforms. As the number of cores on a chip keeps increasing, it adds up the complexity and impacts more on both power and performance of a processor. In multi-processors, the number of cores and various parameters, such as issue-width, number of instructions and execution time, are key design factors to balance the amount of thread-level parallelism and instruction-level parallelism. In this paper, we perform a comprehensive simulation study that aims to find the optimum number of processor cores in desktop/laptop computing processor models with shallow pipeline depth. This paper also explores the trade-off between the number of cores and different parameters used in multi-processors in terms of power-performance gains and analyzes the impact of 3D stacking on the design of simultaneous multi-threading and chip multiprocessing. Our analysis shows that the optimum number of cores varies with different classes of workloads, namely: SPEC2000, SPEC2006 and MiBench. Simulation study is presented using architectures with shorter pipeline depth, showing that (1) the optimum number of cores for power-performance is 8, (2) the optimum number of threads in the range [2, 4], and (3) for beyond 32 cores, multi-core processors are no longer efficient in terms of performance benefits and overall power consumption.
引用
收藏
页码:465 / 487
页数:23
相关论文
共 50 条
  • [41] High-Performance Parallel Fault Simulation for Multi-Core Systems
    Karami, Masoomeh
    Haghbayan, Mohammad-hashem
    Ebrahimi, Masoumeh
    Nejatollahi, Hamid
    Tenhunen, Hannu
    Plosila, Juha
    2021 29TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING (PDP 2021), 2021, : 207 - 211
  • [42] A Multi-core architecture for a hybrid information system
    Hamid, Norhazlina
    Chang, Victor
    Walters, Robert John
    Wills, Gary Brian
    COMPUTERS & ELECTRICAL ENGINEERING, 2018, 69 : 852 - 864
  • [43] A Case Study for Fault Tolerance Oriented Programming in Multi-core Architecture
    Yang, Lu
    Cui, Zhanqi
    Li, Xuandong
    HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 630 - +
  • [44] Simulation and Performance Analysis of Multi-core Thread Scheduling and Migration Algorithms
    Sibai, Fadi N.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS (CISIS 2010), 2010, : 895 - 900
  • [45] Power Consumption in Multi-core Processors
    Balakrishnan, M.
    CONTEMPORARY COMPUTING, 2012, 306 : 3 - 3
  • [46] Multi-core Architecture Cache Performance Analysis and Optimization Based on Distributed Method
    Cheng, Kefei
    Pan, Kewen
    Feng, Jun
    Bai, Yong
    ADVANCED DATA MINING AND APPLICATIONS (ADMA 2010), PT II, 2010, 6441 : 522 - 528
  • [47] Performance Analysis of Hybrid OpenMP/MPI Based on Multi-core Cluster Architecture
    Kotobi, Amjad
    Hamid, Nor Asilah Wati Abdul
    Othman, Mohamed
    Hussin, Masnida
    2014 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND TECHNOLOGY (ICCST), 2014,
  • [48] Performance analysis and evaluation of mellanox ConnectX InfiniBand architecture with multi-core platforms
    Sur, Sayantan
    Koop, Matthew J.
    Chai, Lei
    Panda, Dhabaleswar K.
    15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2007, : 125 - +
  • [49] Performance Improvement of Multi-Core Architecture Using Whetstone Application in Linux.
    Raju, P. Bala Subramanyam
    Govindarajulu, P.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2013, 13 (10): : 47 - 53
  • [50] StackPool: A High-Performance Scalable Network Architecture on Multi-core Servers
    Gu, Qiang
    Wen, Liufei
    Dai, Fen
    Gong, Hao
    Yang, Yongqiang
    Xu, Xiangyang
    Feng, Zexi
    2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), 2013, : 17 - 28