A comparative simulation study on the power-performance of multi-core architecture

被引:2
|
作者
Saravanan, Vijayalakshmi [1 ]
Anpalagan, Alagan [1 ]
Kothari, D. P. [2 ]
Woungang, Isaac [1 ]
Obaidat, Mohammad S. [3 ]
机构
[1] Ryerson Univ, WINCORE Lab, Toronto, ON, Canada
[2] IIT, Delhi, India
[3] Monmouth Univ, Long Branch, NJ 07764 USA
来源
JOURNAL OF SUPERCOMPUTING | 2014年 / 70卷 / 01期
关键词
Multi-core processors; Multi-threading; power-performance; Simulation study; MICROARCHITECTURE; REDUCTION; DESIGN; STAGE; DEPTH;
D O I
10.1007/s11227-014-1263-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, multi-core processor is the main technology used in desktop PCs, laptop computers and mobile hardware platforms. As the number of cores on a chip keeps increasing, it adds up the complexity and impacts more on both power and performance of a processor. In multi-processors, the number of cores and various parameters, such as issue-width, number of instructions and execution time, are key design factors to balance the amount of thread-level parallelism and instruction-level parallelism. In this paper, we perform a comprehensive simulation study that aims to find the optimum number of processor cores in desktop/laptop computing processor models with shallow pipeline depth. This paper also explores the trade-off between the number of cores and different parameters used in multi-processors in terms of power-performance gains and analyzes the impact of 3D stacking on the design of simultaneous multi-threading and chip multiprocessing. Our analysis shows that the optimum number of cores varies with different classes of workloads, namely: SPEC2000, SPEC2006 and MiBench. Simulation study is presented using architectures with shorter pipeline depth, showing that (1) the optimum number of cores for power-performance is 8, (2) the optimum number of threads in the range [2, 4], and (3) for beyond 32 cores, multi-core processors are no longer efficient in terms of performance benefits and overall power consumption.
引用
收藏
页码:465 / 487
页数:23
相关论文
共 50 条
  • [21] Multi-core architecture with asynchronous clocks to prevent power analysis attacks
    Du, Yuan
    Ye, Yong
    Jing, Weiliang
    Li, Zhenhua
    Li, Xiaoyun
    Song, Zhitang
    Chen, Bomy
    IEICE ELECTRONICS EXPRESS, 2017, 14 (04):
  • [22] Machine Learning Based Performance Prediction for Multi-core Simulation
    Rai, Jitendra Kumar
    Negi, Atul
    Wankar, Rajeev
    MULTI-DISCIPLINARY TRENDS IN ARTIFICIAL INTELLIGENCE, 2011, 7080 : 236 - +
  • [23] Parameter Trade-off And Performance Analysis of Multi-core Architecture
    Shukla, Surendra Kumar
    Murthy, C. N. S.
    Chande, P. K.
    PROGRESS IN SYSTEMS ENGINEERING, 2015, 366 : 403 - 409
  • [24] A Simulation Times Model of Multi-core Simulation
    Yu, Zhibin
    Jin, Hai
    Hu, Yabin
    2009 WRI WORLD CONGRESS ON SOFTWARE ENGINEERING, VOL 1, PROCEEDINGS, 2009, : 7 - 11
  • [25] An analytical study of resource division and its impact on power and performance of multi-core processors
    Vijayalakshmi, Saravanan
    Anpalagan, Alagan
    Kothari, D. P.
    Woungang, Isaac
    Obaidat, Mohammad S.
    JOURNAL OF SUPERCOMPUTING, 2014, 68 (03): : 1265 - 1279
  • [26] An analytical study of resource division and its impact on power and performance of multi-core processors
    Saravanan Vijayalakshmi
    Alagan Anpalagan
    D. P. Kothari
    Isaac Woungang
    Mohammad S. Obaidat
    The Journal of Supercomputing, 2014, 68 : 1265 - 1279
  • [27] A Case Study on the Performance of Gazebo with Multi-core CPUs
    Yang, Hai
    Wang, Xuefei
    INTELLIGENT ROBOTICS AND APPLICATIONS, ICIRA 2017, PT I, 2017, 10462 : 671 - 682
  • [28] Real Time Simulation of Power Electronic Systems on Multi-core Processors
    Dixit, Veenu
    Patil, Mahesh B.
    Chandorkar, Mukul C.
    2009 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, 2009, : 621 - 626
  • [29] Architecture level power-performance tradeoffs for pipelined designs
    Ali, Haider
    Al-Hashirni, Bashir M.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1791 - 1794
  • [30] Simulation of Multi-core Power-network for Early Software Development
    Abrar, Syed Saif
    2014 RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2014,