A comparative simulation study on the power-performance of multi-core architecture

被引:2
|
作者
Saravanan, Vijayalakshmi [1 ]
Anpalagan, Alagan [1 ]
Kothari, D. P. [2 ]
Woungang, Isaac [1 ]
Obaidat, Mohammad S. [3 ]
机构
[1] Ryerson Univ, WINCORE Lab, Toronto, ON, Canada
[2] IIT, Delhi, India
[3] Monmouth Univ, Long Branch, NJ 07764 USA
来源
JOURNAL OF SUPERCOMPUTING | 2014年 / 70卷 / 01期
关键词
Multi-core processors; Multi-threading; power-performance; Simulation study; MICROARCHITECTURE; REDUCTION; DESIGN; STAGE; DEPTH;
D O I
10.1007/s11227-014-1263-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, multi-core processor is the main technology used in desktop PCs, laptop computers and mobile hardware platforms. As the number of cores on a chip keeps increasing, it adds up the complexity and impacts more on both power and performance of a processor. In multi-processors, the number of cores and various parameters, such as issue-width, number of instructions and execution time, are key design factors to balance the amount of thread-level parallelism and instruction-level parallelism. In this paper, we perform a comprehensive simulation study that aims to find the optimum number of processor cores in desktop/laptop computing processor models with shallow pipeline depth. This paper also explores the trade-off between the number of cores and different parameters used in multi-processors in terms of power-performance gains and analyzes the impact of 3D stacking on the design of simultaneous multi-threading and chip multiprocessing. Our analysis shows that the optimum number of cores varies with different classes of workloads, namely: SPEC2000, SPEC2006 and MiBench. Simulation study is presented using architectures with shorter pipeline depth, showing that (1) the optimum number of cores for power-performance is 8, (2) the optimum number of threads in the range [2, 4], and (3) for beyond 32 cores, multi-core processors are no longer efficient in terms of performance benefits and overall power consumption.
引用
收藏
页码:465 / 487
页数:23
相关论文
共 50 条
  • [31] Parallelizing Power Systems Simulation for Multi-core Clusters: Design for an SME
    Pourreza, Hossein
    Gole, Ani
    Filizadeh, Shaahin
    Graham, Peter
    HIGH PERFORMANCE COMPUTING SYSTEMS AND APPLICATIONS, 2010, 5976 : 165 - +
  • [32] Scalable EEG Seizure Detection on an Ultra Low Power Multi-Core Architecture
    Benatti, S.
    Montagna, F.
    Rossi, D.
    Benini, L.
    PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 86 - 89
  • [33] A Multi-core Architectural Pattern Selection Method for the Transition from Single-core to Multi-core Architecture
    Park, Soojin
    Park, Young B.
    2014 INTERNATIONAL CONFERENCE ON IT CONVERGENCE AND SECURITY (ICITCS), 2014,
  • [34] Thermal Performance Evaluation of Multi-core SOCs Using Power-Thermal Co-simulation
    Mishra, S.
    Vermeersch, B.
    Sankatali, V.
    Kukner, H.
    Sharma, A.
    Mirabeli, G.
    Bufler, F. M.
    Brunion, M.
    Abdi, D.
    Oprins, H.
    Biswas, D.
    Zografos, O.
    Catthoor, F.
    Weckx, P.
    Hellings, G.
    Myers, J.
    Ryckaert, J.
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [35] Bahurupi: A Polymorphic Heterogeneous Multi-Core Architecture
    Pricopi, Mihai
    Mitra, Tulika
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 8 (04)
  • [36] Adjust ELF Format for Multi-core Architecture
    Hu, Wei
    Chen, Tianzhou
    Zhang, Nan
    Ma, Jijun
    ICECT: 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC COMPUTER TECHNOLOGY, PROCEEDINGS, 2009, : 388 - +
  • [37] An Effective Approach for Multicast on Multi-core Architecture
    Wang, Yuxin
    Yuan, Liye
    Guo, He
    Hui, Xinzhong
    Yang, Yuansheng
    2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 37 - 41
  • [38] A multi-core security architecture based on EFI
    Zhang, Xizhe
    Xie, Yong
    Lai, Xuejia
    Zhang, Shensheng
    Deng, Zijian
    ON THE MOVE TO MEANINGFUL INTERNET SYSTEMS 2007: COOPIS, DOA, ODBASE, GADA, AND IS, PT 2, PROCEEDINGS, 2007, 4804 : 1675 - +
  • [39] Architecture Aware Programming on Multi-Core Systems
    Pimple, M. R.
    Sathe, S. R.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (06) : 105 - 111
  • [40] Performance prediction and analysis of multi-core cluster systems by parallel simulation
    Xu, Chuan-Fu
    Che, Yong-Gang
    Wang, Zheng-Hua
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2010, 32 (05): : 62 - 68