Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks

被引：1
|
作者：
Zelensky, A. [1 ]
Alepko, A. [1 ,2 ]
Dubovskov, V [1 ,2 ]
Kuptsov, V [1 ]
机构：
[1] Moscow State Univ Technol STANKIN, Moscow, Russia
[2] Sci Mfg Complex Technol Ctr, Zelenograd, Russia
来源：
ARTIFICIAL INTELLIGENCE AND MACHINE LEARNING IN DEFENSE APPLICATIONS II | 2020年 / 11543卷
关键词：
RISC-V ISA; multilayer perceptron; neural networks; FPGA; neuro accelerator; heterogeneous system;
D O I：
10.1117/12.2574470
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The article discusses a heterogeneous processor based on an open source 64-bit core of the RISC-V architecture, combined with a reconfigurable neural network accelerator. The features of the implementation of a binary matrix neural network on FPGA and its combination with the RISC-V RV64GC core in tasks of cognitive robotics and industrial production are investigated in order to increase safety in the interaction of a robot and a person.
引用
收藏
页数：8
相关论文
共 50 条
  • [21] A RESTRUCTURABLE VLSI ROBOTICS VECTOR PROCESSOR ARCHITECTURE FOR REAL-TIME CONTROL
    SADAYAPPAN, P
    LING, YLC
    OLSON, KW
    ORIN, DE
    IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 1989, 5 (05): : 583 - 599
  • [22] Towards a Heterogeneous Fault-Tolerance Architecture based on Arm and RISC-V Processors
    Rodrigues, Cristiano
    Marques, Ivo
    Pinto, Sandro
    Gomes, Tiago
    Tavares, Adriano
    45TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2019), 2019, : 3112 - 3117
  • [23] A RISC-V Instruction Set Processor-Micro-architecture Design and Analysis
    Raveendran, Aneesh
    Patil, Vinayak Baramu
    Selvakumar, David
    Desalphine, Vivian
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [24] A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System
    Zhang, Haifeng
    Wu, Xiaoti
    Du, Yuyu
    Guo, Hongqing
    Li, Chuxi
    Yuan, Yidong
    Zhang, Meng
    Zhang, Shengbing
    SENSORS, 2021, 21 (19)
  • [25] A Security Architecture for RISC-V based IoT Devices
    Auer, Lukas
    Skubich, Christian
    Hiller, Matthias
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1154 - 1159
  • [26] Single Cycle RISC-V Micro Architecture Processor and its FPGA Prototype
    Dennis, Don Kurian
    Priyam, Ayushi
    Virk, Sukhpreet Singh
    Agrawal, Sajal
    Sharma, Tanuj
    Mondal, Arijit
    Ray, Kailash Chandra
    2017 7TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED), 2017,
  • [27] RVDLAHA: An RISC-V DLA Hardware Architecture for On-Device Real-Time Seizure Detection and Personalization in Wearable Applications
    Lee, Shuenn-Yuh
    Ku, Ming-Yueh
    Tsai, Yen-Hsing
    Lin, Chou-Ching
    IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2025, 19 (01) : 40 - 54
  • [28] HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment
    Nasahl, Pascal
    Schilling, Robert
    Werner, Mario
    Mangard, Stefan
    ASIA CCS'21: PROCEEDINGS OF THE 2021 ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, 2021, : 187 - 199
  • [29] Reconfigurable and Scalable Artificial Intelligence Acceleration Hardware Architecture With RISC-V CNN Coprocessor for Real-Time Seizure Detection
    Lee, Shuenn-Yuh
    Ku, Ming-Yueh
    Pan, Sing-Yu
    Lin, Chou-Ching
    IEEE ACCESS, 2025, 13 : 31057 - 31068
  • [30] Design and Implementation of a Smart Home System Based on the RISC-V Processor
    Lu, Liangliang
    Zhang, Ming
    He, Dingxin
    PROCEEDINGS OF 2020 IEEE 2ND INTERNATIONAL CONFERENCE ON CIVIL AVIATION SAFETY AND INFORMATION TECHNOLOGY (ICCASIT), 2020, : 300 - 304
12345