Extraction of Drain Current Thermal Noise in a 28 nm High-k/Metal Gate RF CMOS Technology

被引：5
|
作者：
Zhang, Huaiyuan [1 ]
Niu, Guofu [1 ]
Liang, Qingqing [2 ]
Imura, Kimihiko [3 ]
机构：
[1] Auburn Univ, Elect & Comp Engn Dept, Auburn, AL 36849 USA
[2] Qualcomm Inc, San Diego, CA 92121 USA
[3] MaxLinear Inc, Carlsbad, CA 92008 USA
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2018年 / 65卷 / 06期
关键词：
Gate resistance; noise; RF CMOS; RESISTANCE; TRANSISTORS; MOSFETS; MODEL;
D O I：
10.1109/TED.2018.2820698
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper investigates RF noise in a 28-nm replacement metal gate RF CMOS technology. The gate resistance is shown to be limited by interfacial resistance in metal gate stack. Intrinsic noise factor gamma(int)(gd0) = S-id(int)/4kTg(d0) and shot noise suppression factor k(S)(int) = S-id(int)/2qI(DS) are extracted. g(d0) from S-parameters is shown to be more accurate than from dc I-V. gamma(int)(gd0) remains less than 2, despite a large increase from 90-nm gate length, as well as a much stronger increase with V-DS. k(s)(int) shows a decrease on V-GS and a weak increase on V-DS. Of all four noise parameters, noise resistance plays the most significant role in intrinsic drain current noise extraction. Extrinsic and intrinsic noise resistance can be modeled by simple expressions.
引用
收藏
页码：2393 / 2399
页数：7
相关论文
共 50 条
  • [1] RF Power Potential of High-k Metal Gate 28 nm CMOS Technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gaquiere, C.
    Gloria, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 181 - 184
  • [2] Intermodulation Linearity in High-k/Metal Gate 28 nm RF CMOS Transistors
    Li, Zhen
    Niu, Guofu
    Liang, Qingqing
    Imura, Kimihiko
    ELECTRONICS, 2015, 4 (03): : 614 - 622
  • [3] RF and broadband noise investigation in High-k/Metal Gate 28-nm CMOS bulk transistor
    Danneville, F.
    Poulain, L.
    Tagro, Y.
    Lepilliet, S.
    Dormieu, B.
    Gloria, D.
    Scheer, P.
    Dambrine, G.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2014, 27 (5-6) : 736 - 747
  • [4] Large signal microwave performances of high-k metal gate 28 nm CMOS technology
    Ouhachi, R.
    Pottrain, A.
    Ducatteau, D.
    Okada, E.
    Gloria, D.
    Gaquiere, C.
    ELECTRONICS LETTERS, 2012, 48 (25) : 1627 - 1629
  • [5] Impact of gate current noise on drain current noise in 90 nm CMOS technology
    Valenza, M
    Laigle, A
    Martinez, F
    Hoffmann, A
    Rigaud, D
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 287 - 290
  • [6] A 32nm Low Power RF CMOS SOC Technology Featuring High-k/Metal Gate
    VanDerVoorn, P.
    Agostinelli, M.
    Choi, S. -J.
    Curello, G.
    Deshpande, H.
    El-Tanani, M. A.
    Hafez, W.
    Jalan, U.
    Janbay, L.
    Kang, M.
    Koh, K. -J.
    Komeyli, K.
    Lakdawala, H.
    Lin, J.
    Lindert, N.
    Mudanai, S.
    Park, J.
    Phoa, K.
    Rahman, A.
    Rizk, J.
    Rockford, L.
    Sacks, G.
    Soumyanath, K.
    Tashiro, H.
    Taylor, S.
    Tsai, C.
    Xu, H.
    Xu, J.
    Yang, L.
    Young, I.
    Yeh, J. -Y.
    Yip, J.
    Bai, P.
    Jan, C. -H.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 137 - +
  • [7] 28nm Metal-gate High-K CMOS SoC Technology for High-Performance Mobile Applications
    Yang, S. H.
    Sheu, J. Y.
    Ieong, M. K.
    Chiang, M. H.
    Yamamoto, T.
    Liaw, J. J.
    Chang, S. S.
    Lin, Y. M.
    Hsu, T. L.
    Hwang, J. R.
    Ting, J. K.
    Wu, C. H.
    Ting, K. C.
    Yang, F. C.
    Liu, C. M.
    Wu, I. L.
    Chen, Y. M.
    Chent, S. J.
    Chen, K. S.
    Cheng, J. Y.
    Tsai, M. H.
    Chang, W.
    Chen, R.
    Chen, C. C.
    Lee, T. L.
    Lin, C. K.
    Yang, S. C.
    Sheu, Y. M.
    Tzeng, J. T.
    Lu, L. C.
    Jang, S. M.
    Diaz, C. H.
    Mii, Y. J.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [8] Cost-Effective 28-nm LSTP CMOS using Gate-First Metal Gate/High-k Technology
    Tomimatsu, T.
    Goto, Y.
    Kato, H.
    Amma, M.
    Igarashi, M.
    Kusakabe, Y.
    Takeuchi, M.
    Ohbayashi, S.
    Sakashita, S.
    Kawahara, T.
    Mizutani, M.
    Inoue, M.
    Sawada, M.
    Kawasaki, Y.
    Yamanari, S.
    Miyagawa, Y.
    Takeshima, Y.
    Yamamoto, Y.
    Endo, S.
    Hayashi, T.
    Nishida, Y.
    Horita, K.
    Yamashita, T.
    Oda, H.
    Tsukamoto, K.
    Inoue, Y.
    Fujimoto, H.
    Sato, Y.
    Yamashita, K.
    Mitsuhashi, R.
    Matsuyama, S.
    Moriyama, Y.
    Nakanishi, K.
    Noda, T.
    Sahara, Y.
    Koike, N.
    Hirase, J.
    Yamada, T.
    Ogawa, H.
    Ogura, M.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 36 - +
  • [9] Gate Engineering to Improve Effective Resistance of 28-nm High-k Metal Gate CMOS Devices
    Jeong, JinHyuk
    Lee, Ho
    Kang, DongHae
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) : 259 - 264
  • [10] 1/f Noise in Drain and Gate Current of MOSFETs With High-k Gate Stacks
    Magnone, P.
    Crupi, F.
    Giusi, G.
    Pace, C.
    Simoen, E.
    Claeys, C.
    Pantisano, L.
    Maji, D.
    Rao, V. Ramgopal
    Srinivasan, P.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (02) : 180 - 189
12345