Extraction of Drain Current Thermal Noise in a 28 nm High-k/Metal Gate RF CMOS Technology

被引：5
|
作者：
Zhang, Huaiyuan [1 ]
Niu, Guofu [1 ]
Liang, Qingqing [2 ]
Imura, Kimihiko [3 ]
机构：
[1] Auburn Univ, Elect & Comp Engn Dept, Auburn, AL 36849 USA
[2] Qualcomm Inc, San Diego, CA 92121 USA
[3] MaxLinear Inc, Carlsbad, CA 92008 USA
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2018年 / 65卷 / 06期
关键词：
Gate resistance; noise; RF CMOS; RESISTANCE; TRANSISTORS; MOSFETS; MODEL;
D O I：
10.1109/TED.2018.2820698
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper investigates RF noise in a 28-nm replacement metal gate RF CMOS technology. The gate resistance is shown to be limited by interfacial resistance in metal gate stack. Intrinsic noise factor gamma(int)(gd0) = S-id(int)/4kTg(d0) and shot noise suppression factor k(S)(int) = S-id(int)/2qI(DS) are extracted. g(d0) from S-parameters is shown to be more accurate than from dc I-V. gamma(int)(gd0) remains less than 2, despite a large increase from 90-nm gate length, as well as a much stronger increase with V-DS. k(s)(int) shows a decrease on V-GS and a weak increase on V-DS. Of all four noise parameters, noise resistance plays the most significant role in intrinsic drain current noise extraction. Extrinsic and intrinsic noise resistance can be modeled by simple expressions.
引用
收藏
页码：2393 / 2399
页数：7
相关论文
共 50 条
  • [41] Investigation of low-frequency noise of 28-nm technology process of high-k/metal gate p-MOSFETs with fluorine incorporation
    Kao, Tsung-Hsien
    Chang, Shoou-Jinn
    Fang, Yean-Kuen
    Huang, Po-Chin
    Wang, Bo-Chin
    Wu, Chung-Yi
    Wu, San-Lein
    SOLID-STATE ELECTRONICS, 2016, 115 : 7 - 11
  • [42] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
    Andreas Kerber
    MRS Advances, 2017, 2 (52) : 2973 - 2982
  • [43] 75nm damascene metal gate and High-k integration for advanced CMOS devices
    Guillaumot, B
    Garros, X
    Lime, F
    Oshima, K
    Tavel, B
    Chroboczek, JA
    Masson, P
    Truche, R
    Papon, AM
    Martin, F
    Damlencourt, JF
    Maitrejean, S
    Rivoire, M
    Leroux, C
    Cristoloveanu, S
    Ghibaudo, G
    Autran, JL
    Skotnicki, T
    Deleonibus, S
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 355 - 358
  • [44] 45nm High-k + Metal Gate Strain-Enhanced CMOS Transistors
    Auth, Chris
    PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2008, : 379 - 386
  • [45] A Novel "Hybrid" High-k/Metal Gate Process For 28nm High Performance CMOSFETs
    Lai, C. M.
    Lin, C. T.
    Cheng, L. W.
    Hsu, C. H.
    Tseng, J. T.
    Chiang, T. F.
    Chou, C. H.
    Chen, Y. W.
    Yu, C. H.
    Hsu, S. H.
    Chen, C. G.
    Lee, Z. C.
    Lin, J. F.
    Yang, C. L.
    Ma, G. H.
    Chien, S. C.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 607 - 610
  • [46] Gate Stack Process Optimization for TDDB Improvement in 28nm High-k/Metal Gate nMOSFETs
    Lee, Kyong Taek
    Kim, Hyunjin
    Park, Junekyun
    Park, Jongwoo
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [47] Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications
    Cho, H. -J.
    Seo, K. -I.
    Jeong, W. C.
    Kim, Y. -H.
    Lim, Y. D.
    Jang, W. W.
    Hong, J. G.
    Suk, S. D.
    Li, M.
    Ryou, C.
    Rhee, H. S.
    Lee, J. G.
    Kang, H. S.
    Son, Y. S.
    Cheng, C. L.
    Hong, S. H.
    Yang, W. S.
    Nam, S. W.
    Ahn, J. H.
    Lee, D. H.
    Park, S.
    Sadaaki, M.
    Cha, D. H.
    Kim, D. W.
    Sim, S. P.
    Hyun, S.
    Koh, C. G.
    Lee, B. C.
    Lee, S. G.
    Kim, M. C.
    Bae, Y. K.
    Yoon, B.
    Kang, S. B.
    Hong, J. S.
    Choi, S.
    Sohn, D. K.
    Yoon, J. S.
    Chung, C.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [48] Integration of high-k/metal gate stacks for CMOS application
    Chen, D. Y.
    Lin, C. T.
    Hsu, Y. R.
    Chang, C. H.
    Wang, H. Y.
    Chiu, Y. S.
    Yu, C. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 148 - 149
  • [49] 45nm high-k/metal-gate CMOS technology for GPU/NPU applications with highest PFET performance
    Huang, H. T.
    Liu, Y. C.
    Hou, Y. T.
    Chen, R. C-J
    Lee, C. H.
    Chao, Y. S.
    Hsu, P. F.
    Chen, C. L.
    Guo, W. H.
    Yang, W. C.
    Perng, T. H.
    Shen, J. J.
    Yasuda, Y.
    Goto, K.
    Chen, C. C.
    Huang, K. T.
    Chuang, H.
    Diaz, C. H.
    Liang, M. S.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 285 - 288
  • [50] 28-nm 2T High-K Metal Gate Embedded RRAM With Fully Compatible CMOS Logic Processes
    Mei, Chin Yu
    Shen, Wen Chao
    Wu, Chun Hsiung
    Chih, Yue-Der
    King, Ya-Chin
    Lin, Chrong Jung
    Tsai, Ming-Jinn
    Tsai, Kan-Hsueh
    Chen, Frederick T.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1253 - 1255
12345