Optimization of source/drain extension for robust speed performance to process variation in undoped double-gate CMOS

被引：0

作者：

Yang, Ji-Woon ^{[1
]}

Pham, Daniel ^{[2
]}

Zeitzoff, Peter ^{[1
]}

Huff, Howard ^{[1
]}

Brown, George ^{[1
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] Freescale Assignee, Austin, TX 78741 USA

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The speed performance of undoped double-gate CMOS with a gate-source/drain underlap structure is investigated using a 2D device and compact model simulation. The gate-source/drain underlap structure yields optimal characteristics and shows robustness to process variation when the structure is optimized.

引用

页码：48 / +

页数：2

共 50 条

[1] Design optimization and performance projections of double-gate FinFETs with Gate-Source/Drain underlap for SRAM application
Kim, Seung-Hwan
Fossum, Jerry G.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (08) : 1934 - 1942
[2] A Compact Model for Undoped Symmetric Double-Gate MOSFETs with Schottky-Barrier Source/Drain
Zhu, G. J.
Zhou, X.
Lee, T. S.
Ang, L. K.
See, G. H.
Lin, S. H.
ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 182 - 185
[3] Speed superiority of scaled double-gate CMOS
Fossum, JG
Ge, LX
Chiang, MH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 808 - 811
[4] Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs
Shenoy, RS
Saraswat, KC
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (04) : 265 - 270
[5] Source/drain optimization of underlapped lightly doped nanoscale double-gate MOSFETs
Tassis, D. H.
Tsormpatzoglou, A.
Dimitriadis, C. A.
Ghibaudo, G.
Pananakakis, G.
Collaert, N.
MICROELECTRONIC ENGINEERING, 2010, 87 (11) : 2353 - 2357
[6] Drain Source-Engineered Double-Gate Tunnel FET for Improved Performance
Kaur, Arashpreet
Saini, Gaurav
JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (07) : 3901 - 3913
[7] Highly manufacturable double-gate FinFET with gate-source/drain underlap
Yang, Ji-Woon
Zeitzoff, Peter M.
Tseng, Hsing-Huang
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (06) : 1464 - 1470
[8] Compact modeling of the subthreshold characteristics of junctionless double-gate FETs including the source/drain extension regions
Bae, Min Soo
Yun, Ilgu
SOLID-STATE ELECTRONICS, 2019, 156 : 48 - 57
[9] Raised-Source/Drain Double-Gate Transistor Design Optimization for Low Operating Power
Chen, Deirdre
Jacobson, Zachery A.
Liu, Tsu-Jae King
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1040 - 1045
[10] Threshold voltage model of a double-gate MOSFET with Schottky source and drain
Xu, Bojuan
Du, Gang
Xia, Zhiliang
Zeng, Lang
Han, Ruqi
Liu, Xiaoyan
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2007, 28 (08): : 1179 - 1183

← 1 2 3 4 5 →