Optimization of source/drain extension for robust speed performance to process variation in undoped double-gate CMOS

被引：0

作者：

Yang, Ji-Woon ^{[1
]}

Pham, Daniel ^{[2
]}

Zeitzoff, Peter ^{[1
]}

Huff, Howard ^{[1
]}

Brown, George ^{[1
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] Freescale Assignee, Austin, TX 78741 USA

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The speed performance of undoped double-gate CMOS with a gate-source/drain underlap structure is investigated using a 2D device and compact model simulation. The gate-source/drain underlap structure yields optimal characteristics and shows robustness to process variation when the structure is optimized.

引用

页码：48 / +

页数：2

共 50 条

[31] Investigation and Optimization of Double-gate MPI 1T DRAM with Gate-induced Drain Leakage Operation
Ha, Jongmin
Lee, Jae Yoon
Kim, Myeongseon
Cho, Seongjae
Cho, Il Hwan
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (02) : 165 - 171
[32] Numerical investigation of nanoscale double-gate junctionless MOSFET with drain and source extensions including interfacial defects
Bentrcia, Toufik
Djeffal, Faycal
Arar, Djemai
Meguellati, M.
PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 13 NO 4, 2016, 13 (04): : 151 - 155
[33] Electric potential and threshold voltage models for double-gate Schottky-barrier source/drain MOSFETs
Li, Peicheng
Hu, Guangxi
Liu, Ran
Tang, Tingao
MICROELECTRONICS JOURNAL, 2011, 42 (10) : 1164 - 1168
[34] Novel Technique Of Source And Drain Engineering For Dual-Material Double-Gate (DMDG) SOI MOSFETS
Yadav, Himanshu
Malviya, Abhishek Kumar
Chauhan, R. K.
INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, MATERIALS AND APPLIED SCIENCE, 2018, 1952
[35] Single Event Transient Effects in Raised Source/Drain Double-Gate 1-T DRAM
Aneesh, Y. M.
Bindu, B.
Asenov, Asen
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 142 - 144
[36] Impact of the drain and source extensions on nanoscale Double-Gate Junction less MOSFET analog and RF performances
Bentrcia, T.
Djeffal, F.
Chebaki, E.
Arar, D.
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 42 : 264 - 267
[37] Asymmetric source/drain extension transistor structure for high performance sub-50nm gate length CMOS devices
Ghani, T
Mistry, K
Packan, P
Armstrong, M
Thompson, S
Tyagi, S
Bohr, M
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 17 - 18
[38] Can the Density Gradient Approach Describe the Source-Drain Tunnelling in Decanano Double-Gate MOSFETs?
Watling J.R.
Brown A.R.
Asenov A.
Journal of Computational Electronics, 2002, 1 (1-2) : 289 - 293
[39] Implementation and characterization of self-aligned double-gate TFT with thin channel and thick source/drain
Zhang, SD
Han, RQ
Sin, JKO
Chan, M
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (05) : 718 - 724
[40] Effect of doping profile and the work function variation on performance of double-gate TFET
Elgamal, Muhammad
Sinjab, Aya
Fedawy, Mostafa
Shaker, Ahmed
INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2019, 11 (07): : 40 - 46

← 1 2 3 4 5 →