Optimization of source/drain extension for robust speed performance to process variation in undoped double-gate CMOS

被引：0

作者：

Yang, Ji-Woon ^{[1
]}

Pham, Daniel ^{[2
]}

Zeitzoff, Peter ^{[1
]}

Huff, Howard ^{[1
]}

Brown, George ^{[1
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] Freescale Assignee, Austin, TX 78741 USA

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The speed performance of undoped double-gate CMOS with a gate-source/drain underlap structure is investigated using a 2D device and compact model simulation. The gate-source/drain underlap structure yields optimal characteristics and shows robustness to process variation when the structure is optimized.

引用

页码：48 / +

页数：2

共 50 条

[21] Germanium Source Double-Gate Tunnel Field Effect Transistor with Metal Drain: Design & Simulation
Khan, Anam
Loan, Sajad A.
Alharbi, Abdullah G.
2020 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2020), 2020, : 21 - 24
[22] Electrical Instability of Double-Gate a-IGZO TFTs With Metal Source/Drain Recessed Electrodes
Baek, Gwanghyeon
Bie, Linsen
Abe, Katsumi
Kumomi, Hideya
Kanicki, Jerzy
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (04) : 1109 - 1115
[23] A Comparative Study of Dopant-Segregated Schottky and Raised Source/Drain Double-Gate MOSFETs
Vega, Reinaldo A.
Liu, Tsu-Jae King
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2665 - 2677
[24] Drain current model for undoped symmetric double-gate FETs using a velocity saturation model with exponent n=2
Hariharan, Venkatnarayan
Vasi, Juzer
Rao, V. Ramagopal
2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 138 - 139
[25] Gate Overlap Optimization and Performance Variation for Thin-Film Transistors with Source/Drain Edge Waviness
Jeong, Jaewook
Hong, Yongtaek
JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (03)
[26] Gate-to-Drain Capacitance Dependent Model for Noise Performance Evaluation of InAlAs/InGaAs Double-gate HEMT
Bhattacharya, Monika
Jogi, Jyotika
Gupta, R. S.
Gupta, Mridula
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (04) : 331 - 341
[27] A Physical Model for Fringe Capacitance in Double-Gate MOSFETs With Non-Abrupt Source/Drain Junctions and Gate Underlap
Agrawal, Shishir
Fossum, Jerry G.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (05) : 1069 - 1075
[28] Optimization of Drain Current and Voltage Characteristics for DP4T Double-Gate RF CMOS Switch at 45-nm Technology
Srivastava, Viranjay M.
Yadav, K. S.
Singh, G.
INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 486 - 492
[29] HIGH-SPEED AND LOW-POWER N(+)-P(+) DOUBLE-GATE SOI CMOS
SUZUKI, K
TANAKA, T
TOSAKA, Y
HORIE, H
SUGII, T
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 360 - 367
[30] Proposal of a Double-Gate Split-Drain/Source MAGFET with Bulk Conduction in FD SOI Technology
Jankovic, Nebojsa D.
SENSORS AND MATERIALS, 2009, 21 (03) : 167 - 177

← 1 2 3 4 5 →