New trends in wafer level packaging

被引：3
|
作者：
Sillon, N. [1 ]
Henry, D. [1 ]
Souriau, J-C [1 ]
Brun, J. [1 ]
Boutry, H. [1 ]
Cheramy, S. [1 ]
机构：
[1] CEA Leti Minatec, Grenoble, France
来源：
PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2009年
关键词：
D O I：
10.1109/IITC.2009.5090390
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present in this paper the two generic integration schemes developed at Leti, aiming to address two opposite industrial needs. The first scheme, based on TSV free Via Belt technology, allows wafer level integration of highly heterogeneous systems taking into account different technologies, wafer and die sizes and mainly targets end-user companies looking for generic technologies. The second one, based on TSV WLP and active silicon interposer, mainly addresses the IDMs needs. Main technological bricks related to both schemes are presented and validated through specific demonstrators.
引用
收藏
页码：211 / 213
页数：3
相关论文
共 50 条
  • [1] Trends of power semiconductor wafer level packaging
    Liu, Yong
    MICROELECTRONICS RELIABILITY, 2010, 50 (04) : 514 - 521
  • [2] Trends in Fan Out Wafer Level Packaging
    Theuss, Horst
    Geissler, Christian
    Hartner, Walter
    2020 13TH INTERNATIONAL CONFERENCE ON ADVANCED SEMICONDUCTOR DEVICES AND MICROSYSTEMS (ASDAM 2020), 2020, : 106 - 110
  • [3] Challenges and trends in MEMS wafer level packaging
    Sparks, Doug
    Advancing Microelectronics, 2015, 42 (05): : 14 - 16
  • [4] Packaging Trends in Mobile Electronics - Towards Wafer Level Packaging
    Baraton, Xavier
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [5] Trends in Wafer-level Packaging of MEMS: MEMS Packaging Solutions
    Baert, K.
    De Moor, P.
    Tilmans, H.
    John, J.
    Witvrouw, A.
    Van Hoof, C.
    Beyne, E.
    Advanced Packaging, 2004, 13 (04): : 25 - 27
  • [6] Trends in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Woehrmann, Markus
    Toepper, Michael
    Boettcher, Lars
    Aschenbrenner, Rolf
    Lang, Klaus-Dieter
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
  • [7] Wafer Level Camera Technology - from Wafer Level Packaging to Wafer Level Integration
    Han, Hongtao
    Kriman, Moshe
    Boomgarden, Mark
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 121 - 124
  • [8] Bump wafer level packaging A new packaging platform (not only) for memory products
    Hedler, H
    Meyer, T
    Leiberg, W
    Irsigler, R
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 681 - 686
  • [9] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [10] Wafer level packaging of MEMS
    Esashi, Masayoshi
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2008, 18 (07)
12345