Trends in Fan Out Wafer Level Packaging

被引:6
|
作者
Theuss, Horst [1 ]
Geissler, Christian [1 ]
Hartner, Walter [1 ]
机构
[1] Infineon Technol AG, Wernerwerkstr 2, D-93049 Regensburg, Germany
关键词
D O I
10.1109/ASDAM50306.2020.9393840
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper gives an overview on current major development fields related with Fan Out Wafer Level Packaging (FOWLP). Three novel developments are particularly highlighted and presented in detail: Integration of MEMS into FOWLP, improvements in board level reliability and package features adding to the RF-performance of the device.
引用
收藏
页码:106 / 110
页数:5
相关论文
共 50 条
  • [1] Trends in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Woehrmann, Markus
    Toepper, Michael
    Boettcher, Lars
    Aschenbrenner, Rolf
    Lang, Klaus-Dieter
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
  • [2] Foldable Fan-out Wafer Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Minkus, M.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Kahle, R.
    Georgi, L.
    Voges, S.
    Woehrmann, M.
    Lang, K. -D.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
  • [3] Recent Advances and Trends in Fan-Out Wafer/Panel-Level Packaging
    Lau, John H.
    JOURNAL OF ELECTRONIC PACKAGING, 2019, 141 (04)
  • [4] From Fan-out Wafer to Fan-out Panel Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Voges, S.
    Thomas, T.
    Kahle, R.
    Lang, K. -D.
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 29 - 32
  • [5] Fan-Out Wafer Level Packaging Development Line
    Chai, T. C.
    Ho, David
    Chong, S. C.
    Hsiao, H. Y.
    Soh, Serine
    Lim, Simon
    Lim, Sharon P. S.
    Wai, Eva
    Lau, B. L.
    Seit, W. W.
    Lau, G. K.
    Phua, T. S.
    Lim, Keith
    Lim, Sharon S. H.
    Ye, Y. L.
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 440 - 444
  • [6] Realization of the potential of fan-out wafer level packaging
    Carson, Flynn
    Advancing Microelectronics, 2010, 37 (03): : 10 - 12
  • [7] Fan-out Wafer Level Packaging of GaN Traveling Wafer Amplifier
    Schwantuschke, D.
    Ture, E.
    Braun, T.
    Nguyen, T. D.
    Wohrmann, M.
    Pretl, M.
    Engels, S.
    2022 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS 2022), 2022, : 579 - 582
  • [8] Fan-out Wafer Level Packaging - A Platform for Advanced Sensor Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Hoelck, Ole
    Voges, Steve
    Kahle, Ruben
    Graap, Pascal
    Woehrmann, Markus
    Aschenbrenner, Rolf R.
    Dreissigacker, Marc
    Schneider-Ramelow, Martin
    Lang, Klaus-Dieter
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 861 - 867
  • [9] Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging
    Che, F. X.
    Ho, David
    Ding, Mian Zhi
    MinWoo, Daniel Rhee
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1879 - 1885
  • [10] Warpage simulation for the reconstituted wafer used in fan-out wafer level packaging
    Chiu, Tz-Cheng
    Yeh, En-Yu
    MICROELECTRONICS RELIABILITY, 2018, 80 : 14 - 23