Trends in Fan Out Wafer Level Packaging

被引:6
|
作者
Theuss, Horst [1 ]
Geissler, Christian [1 ]
Hartner, Walter [1 ]
机构
[1] Infineon Technol AG, Wernerwerkstr 2, D-93049 Regensburg, Germany
关键词
D O I
10.1109/ASDAM50306.2020.9393840
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper gives an overview on current major development fields related with Fan Out Wafer Level Packaging (FOWLP). Three novel developments are particularly highlighted and presented in detail: Integration of MEMS into FOWLP, improvements in board level reliability and package features adding to the RF-performance of the device.
引用
收藏
页码:106 / 110
页数:5
相关论文
共 50 条
  • [41] Through Mold Interconnection assessment for advanced Fan Out Wafer Level Packaging applications
    Plihon, Aurelia
    Deschaseaux, Edouard
    Franiatte, Remi
    Argoux, Maxime
    Dechamp, Jerome
    Guillaume, Jennifer
    Charbonnier, Jean
    2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [42] Temporary Bonding and Debonding Technologies for Fan-out Wafer-Level Packaging
    Wu, Qi
    Liu, Xiao
    Han, Kuo
    Bai, Dongshun
    Flaim, Tony
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 890 - 895
  • [43] Multi-port Metasurface Antenna on Fan-out Wafer Level Packaging
    Zhong, Lin
    Chen, Zihao
    PROCEEDINGS OF THE 2021 CROSS STRAIT RADIO SCIENCE AND WIRELESS TECHNOLOGY CONFERENCE (CSRSWTC), 2021, : 310 - 312
  • [44] Mechanism of Moldable Underfill(MUF) Process for Fan-Out Wafer Level Packaging
    Bu, L.
    Che, F. X.
    Ding, M. Z.
    Chong, S. C.
    Zhang, X. W.
    2015 IEEE 17TH ELECTRONICS PACKAGING AND TECHNOLOGY CONFERENCE (EPTC), 2015,
  • [45] Study on Process Induced out-of-plane deformation for Fan-Out Wafer Level Packaging
    Salahouelhadj, A.
    Gonzalez, M.
    Podpod, A.
    Beyne, E.
    2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [46] Study of wafer warpage for Fan-Out wafer level packaging: finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    Podpod, A.
    Phommahaxay, A.
    Rebibis, K.
    Beyne, E.
    2019 20TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2019,
  • [47] New trends in wafer level packaging
    Sillon, N.
    Henry, D.
    Souriau, J-C
    Brun, J.
    Boutry, H.
    Cheramy, S.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 211 - 213
  • [48] Design, Materials, Process, Fabrication, and Reliability of Fan-Out Wafer-Level Packaging
    Lau, John H.
    Li, Ming
    Li, Qingqian Margie
    Xu, Iris
    Chen, Tony
    Li, Zhang
    Tan, Kim Hwee
    Yong, Qing Xiang
    Cheng, Zhong
    Wee, Koh Sau
    Beica, Rozalia
    Ko, C. T.
    Lim, Sze Pei
    Fan, Nelson
    Kuah, Eric
    Kai, Wu
    Cheung, Yiu-Ming
    Ng, Eric
    Xi, Cao
    Ran, Jiang
    Yang, Henry
    Chen, Y. H.
    Lee, N. C.
    Tao, Mian
    Lo, Jeffery
    Lee, Ricky
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (06): : 991 - 1002
  • [49] Fine-Pitch RDL Integration for Fan-Out Wafer-Level Packaging
    Lianto, Prayudi
    Tan, Chin Wei
    Peng, Qi Jie
    Jumat, Abdul Hakim
    Dai, Xundong
    Fung, Khai Mum Peter
    See, Guan Huei
    Chong, Ser Choong
    Ho, Soon Wee David
    Soh, Siew Boon Serine
    Lim, Seow Huang Sharon
    Chua, Hung Ming Calvin
    Haron, Ahmad Abdillah
    Lee, Huan Ching Kenneth
    Zhang, Mingsheng
    Ko, Zhi Hao
    San, Ye Ko
    Leong, Henry
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1126 - 1131
  • [50] Process Dependent Material Characterization for Warpage Control of Fan-Out Wafer Level Packaging
    Wittler, Olaf
    van Dijk, Marius
    Huber, Saskia
    Walter, Hans
    Schneider-Ramelow, Martin
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 2165 - 2170