New trends in wafer level packaging

被引：3
|
作者：
Sillon, N. [1 ]
Henry, D. [1 ]
Souriau, J-C [1 ]
Brun, J. [1 ]
Boutry, H. [1 ]
Cheramy, S. [1 ]
机构：
[1] CEA Leti Minatec, Grenoble, France
来源：
PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE | 2009年
关键词：
D O I：
10.1109/IITC.2009.5090390
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We present in this paper the two generic integration schemes developed at Leti, aiming to address two opposite industrial needs. The first scheme, based on TSV free Via Belt technology, allows wafer level integration of highly heterogeneous systems taking into account different technologies, wafer and die sizes and mainly targets end-user companies looking for generic technologies. The second one, based on TSV WLP and active silicon interposer, mainly addresses the IDMs needs. Main technological bricks related to both schemes are presented and validated through specific demonstrators.
引用
收藏
页码：211 / 213
页数：3
相关论文
共 50 条
  • [41] Integrated sensor wafer-level packaging
    Audet, SA
    Edenfeld, KM
    TRANSDUCERS 97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 1997, : 287 - 289
  • [42] Wafer-level SMT semiconductor packaging
    Microwave J, 11 (116):
  • [43] Approaches to Wafer Level Packaging for SAW Components
    Pitschi, F. M.
    Bauer, C.
    Koch, R. D.
    Wagner, K. C.
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (IMS), 2013,
  • [44] Wafer-level packaging of image sensors
    Humpston, Giles
    SOLID STATE TECHNOLOGY, 2011, 54 (01) : 16 - 18
  • [45] The importance of polymers in wafer-level packaging
    Töpper, M
    MATERIALS FOR INFORMATION TECHNOLOGY: DEVICES, INTERCONNECTS AND PACKAGING, 2005, : 347 - 361
  • [46] Room temperature bond for wafer level packaging
    Lindner, P
    Glinsner, T
    Thanner, C
    Wimplinger, M
    Brubaker, C
    Dwyer, S
    Luesebrink, H
    2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 699 - 702
  • [47] WAVE™ technology for wafer level packaging of ICs
    Fjelstad, J
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 214 - 218
  • [48] WAFER LEVEL PACKAGING WITH WEDGE SEAL METHOD
    Versteeg, C.
    Vyver, J. vd
    van Rooyen, P.
    SAIEE AFRICA RESEARCH JOURNAL, 2012, 103 (01): : 14 - 17
  • [49] LASER RELEASE TECHNOLOGY FOR WAFER LEVEL PACKAGING
    Bai, Dongshun
    Liu, Xiao
    Zhang, Hong
    Wu, Qi
    Trichur, Ram
    Puligadda, Rama
    Flaim, Tony
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [50] Wafer level packaging for MEMS Geiger counter
    Miyamoto, Asei
    Hashimoto, Taichi
    Makimura, Kenichi
    Kanda, Kensuke
    Fujita, Takayuki
    Maenaka, Kazusuke
    PROCEEDINGS OF THE 2012 FIFTH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY (ICETET 2012), 2012, : 66 - 69
12345