Wafer Level Camera Technology - from Wafer Level Packaging to Wafer Level Integration

被引:4
|
作者
Han, Hongtao [1 ]
Kriman, Moshe [1 ]
Boomgarden, Mark [1 ]
机构
[1] Tessera, Charlotte, NC 28117 USA
关键词
D O I
10.1109/ICEPT.2010.5582473
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Increasing demand from consumers to integrate camera modules into electronic devices, such as cell phones, has driven the cost of camera modules down very rapidly. Now that most cell phones include at least one camera, consumers are starting to ask for better image quality and resolution without compromising on the cost. Many applications including mobile electronics, automotive, medical, security and laptop computers, require reliable, small form factor, high level functionality integration and low manufacturing cost digital camera modules. To satisfy these demands, Tessera has developed Wafer-Level Camera (WLC) technology, which includes wafer level packaging of image sensor, wafer level optics (WLO) and wafer level integration of optics. This enables manufacturers to significantly advance the integration of miniaturized cameras. Compared to traditional camera module manufacturing technology, where optical lenses are made by either molded glass or injection molded plastics, in WLO, thousands of optical lenses or lens assemblies are fabricated simultaneously on a wafer-scale using photopolymer replication and wafer bonding technologies. Wafer-scale optics and wafer-scale integration offer a smaller form factor, lower manufacturing costs, and improved reliability over conventional designs [1-8]. In this paper, we will present an innovative wafer level packaging technology, Tessera's SHELLCASE (R) Micro Via Pad (MVP), WLO, and wafer level integration technologies for making digital camera modules.
引用
收藏
页码:121 / 124
页数:4
相关论文
共 50 条
  • [1] MEMS Wafer-Level Packaging Technology Using LTCC Wafer
    Mohri, Mamoru
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (09) : 246 - U8
  • [2] WAVE™ technology for wafer level packaging of ICs
    Fjelstad, J
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 214 - 218
  • [3] LASER RELEASE TECHNOLOGY FOR WAFER LEVEL PACKAGING
    Bai, Dongshun
    Liu, Xiao
    Zhang, Hong
    Wu, Qi
    Trichur, Ram
    Puligadda, Rama
    Flaim, Tony
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [4] Wafer-level packaging technology milestones
    不详
    SOLID STATE TECHNOLOGY, 1998, 41 (10) : 42 - 42
  • [5] Wafer level packaging technology for silicon resonators
    Baborowski, J.
    Pezous, A.
    Durante, G. Spinola
    James, R. Jose
    Ziltener, R.
    Muller, C.
    Dubois, M. -A.
    PROCEEDINGS OF THE EUROSENSORS XXIII CONFERENCE, 2009, 1 (01): : 1535 - +
  • [6] Wafer-level packaging technology for MEMS
    Mirza, AR
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 113 - 119
  • [7] Wafer Bumping & Wafer Level Packaging for 300mm Wafer
    Oppert, Thomas
    Zakel, Elke
    Teutsch, Thorsten
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 42 - 42
  • [8] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [10] HMIC Wafer Level Packaging
    Boles, Timothy
    Hoag, David
    Barter, Margaret
    Giacchino, Richard
    Hogan, Paul
    Goodrich, Joel
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 423 - 426