Fabrication of fine patterned structure for high-density Fan-Out Wafer Level Package using dry etching technology

被引:0
|
作者
Hironiwa, Daisuke [1 ]
Zuo, Chao [2 ]
Hsieh, Yao-Chih [3 ]
Suzuki, Taichi [4 ]
Morikawa, Yasuhiro [5 ]
Kamimura, Ryuichiro [1 ]
机构
[1] ULVAC Inc, Adv Elect Equipment Div, Prod Dev Dept, Chigasaki, Kanagawa, Japan
[2] ULVAC Res Ctr Suzhou Inc, Tech Dev Dept, Beijing, Peoples R China
[3] ULVAC Taiwan Inc, Management Planning Grp, Technol Dev Div, Hsinchu, Taiwan
[4] ULVAC Inc, Inst Adv Technol, Chigasaki, Kanagawa, Japan
[5] ULVAC Inc, Global Market & Technol Strategy Div, Chigasaki, Kanagawa, Japan
关键词
Dry etching; PI vertical via; Dry desmear;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Currently, the miniaturization technology of wiring in Fan-Out Wafer Level Packaging (FO-WLP) is needful to multi chip module system fabrication using the redistribution layer (RDL) wiring technologies. In addition, FanOut Package on Package (FO-PoP), in which a memory package is mounted on an application processor (AP) package, is adopted to suppress signal loss with the distance of long signal writing. In this paper, we report the dry etching technique for high-density FO-PoP The first is the fabrication of polyimide (PI) vertical via to form in RDL. In the current mass production, the technique of photo-lithography and descum is widely used for the fabrication of PI via. The shape of typical via is the diameter of approximately 10um and aspect ratio (A.R) of approximately 1.5. To increase the writing density, it is necessary not only to reduce the L/S but also to form fine via. However, it would be difficult to form fine via with high A.R using the existing technology. Thus, dry etching technology is recommended as the method to fabricate fine PI via with vertical shape, and high A.R. As the result, a PI vertical via with A.R of 4 and a diameter of 3um is formed. The profile of PI vertical via can be demonstrate by dry etching. Secondary, we introduce the dry desmear technique. Currently, the technology of laser dill via in epoxy mold compound (EMC) is focused as micro via formation and cost reduction technology. The laser drill via is manufactured through the steps of laser drill, desmear, seed layer formation, and plating. These vias are formed in the substrate of EMC by femtosecond-laser. Then, the shape of these vias is the dimeter of 40um, the depth of 200um and A.R of 4. On other hands, the side wall of laser drill via is rough under the effect of SiO2 filler in EMC. Before the formation of the seed layer, it is necessary desmear technique with smoothing of via side wall. Our experiment shows the estimated average roughness (Ra) by laser microscope is decreased from 0.57um to 0.23um. By the desmear treatment, the consecutive Cu/Ti layer can be form on side-wall of laser via.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Polyimide Fine-via Etching and Low-damage Surface-modification Process For High-density Fan-out Wafer Level Package
    Morikawa, Yasuhiro
    Hironiwa, Daisuke
    Murayama, Takahide
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 900 - 905
  • [2] Technology Development of Wafer-level Ultra-high Density Fan-out (UHDFO) Package
    Fu, Dongzhi
    Ma, Shuying
    Zhao, Yanjiao
    Yang, Shiquan
    Shen, Jiulin
    Xiao, Zhiyi
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,
  • [3] SLIM™, High Density Wafer Level Fan-out Package Development with Submicron RDL
    Kim, YoungRae
    Bae, JaeHun
    Chang, MinHwa
    Jo, AhRa
    Kim, Ji Hyun
    Park, SangEun
    Hiner, David
    Kelly, Michael
    Do, WonChul
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 8 - 13
  • [4] Drop Impact Reliability Study of High Density Fan-Out Wafer Level Package
    Chen, Zhaohui
    Che, Faxing
    Ding, Mian Zhi
    Ho, David Soon Wee
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 771 - 778
  • [5] A Novel System-in-Package using High-Density Fan-out Technology for Heterogeneous Integration
    Son, SeungNam
    Yoo, HoDol
    Kim, Ji Hyun
    Kim, JooHyun
    Lee, DooWon
    Do, WonChul
    Ra, Yun
    So, KwangSup
    Paik, WooHyun
    Lee, KangWook
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 230 - 232
  • [6] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [7] Evaluation of fan-out wafer level package strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    MICROELECTRONICS INTERNATIONAL, 2019, 36 (02) : 54 - 61
  • [8] Development of Advanced Fan-out Wafer Level Package
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasamy Yun
    Huang, Bing Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 699 - 708
  • [9] Fabrication of Fine Via and Line/Space in Low CTE Film For Panel Fan-out Using A Dry Etching Technology
    Morikawa, Yasuhiro
    Sato, Muneyuki
    Murayama, Takahide
    Fujinaga, Tetsushi
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1000 - 1004
  • [10] Integrated Module Structure of Fan-out Wafer Level Package for Terahertz Antenna
    Ishibashi, Daijiro
    Sasaki, Shinya
    Ishizuki, Yoshikatsu
    Iijima, Shinya
    Nakata, Yoshihiro
    Kawano, Yoichi
    Suzuki, Toshihide
    Tani, Motoaki
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1084 - 1089