Fabrication of fine patterned structure for high-density Fan-Out Wafer Level Package using dry etching technology

被引:0
|
作者
Hironiwa, Daisuke [1 ]
Zuo, Chao [2 ]
Hsieh, Yao-Chih [3 ]
Suzuki, Taichi [4 ]
Morikawa, Yasuhiro [5 ]
Kamimura, Ryuichiro [1 ]
机构
[1] ULVAC Inc, Adv Elect Equipment Div, Prod Dev Dept, Chigasaki, Kanagawa, Japan
[2] ULVAC Res Ctr Suzhou Inc, Tech Dev Dept, Beijing, Peoples R China
[3] ULVAC Taiwan Inc, Management Planning Grp, Technol Dev Div, Hsinchu, Taiwan
[4] ULVAC Inc, Inst Adv Technol, Chigasaki, Kanagawa, Japan
[5] ULVAC Inc, Global Market & Technol Strategy Div, Chigasaki, Kanagawa, Japan
关键词
Dry etching; PI vertical via; Dry desmear;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Currently, the miniaturization technology of wiring in Fan-Out Wafer Level Packaging (FO-WLP) is needful to multi chip module system fabrication using the redistribution layer (RDL) wiring technologies. In addition, FanOut Package on Package (FO-PoP), in which a memory package is mounted on an application processor (AP) package, is adopted to suppress signal loss with the distance of long signal writing. In this paper, we report the dry etching technique for high-density FO-PoP The first is the fabrication of polyimide (PI) vertical via to form in RDL. In the current mass production, the technique of photo-lithography and descum is widely used for the fabrication of PI via. The shape of typical via is the diameter of approximately 10um and aspect ratio (A.R) of approximately 1.5. To increase the writing density, it is necessary not only to reduce the L/S but also to form fine via. However, it would be difficult to form fine via with high A.R using the existing technology. Thus, dry etching technology is recommended as the method to fabricate fine PI via with vertical shape, and high A.R. As the result, a PI vertical via with A.R of 4 and a diameter of 3um is formed. The profile of PI vertical via can be demonstrate by dry etching. Secondary, we introduce the dry desmear technique. Currently, the technology of laser dill via in epoxy mold compound (EMC) is focused as micro via formation and cost reduction technology. The laser drill via is manufactured through the steps of laser drill, desmear, seed layer formation, and plating. These vias are formed in the substrate of EMC by femtosecond-laser. Then, the shape of these vias is the dimeter of 40um, the depth of 200um and A.R of 4. On other hands, the side wall of laser drill via is rough under the effect of SiO2 filler in EMC. Before the formation of the seed layer, it is necessary desmear technique with smoothing of via side wall. Our experiment shows the estimated average roughness (Ra) by laser microscope is decreased from 0.57um to 0.23um. By the desmear treatment, the consecutive Cu/Ti layer can be form on side-wall of laser via.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] FAN-OUT WAFER PROCESSING IN THE HIGH DENSITY PACKAGING ERA
    Butler, David
    Jones, Chris
    Burgess, Steve
    Wilby, Tony
    Densley, Paul
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [42] Performance Improvement of Ultra-thin DRAM Package using Fan-out Wafer-level Package
    Zhan, Kai
    Li, Mingtai
    Zhang, Li
    He, Hongwen
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [43] Electrical and Thermal Simulation of SWIFT™ High-density Fan-out PoP Technology
    Zwenger, Curtis
    Scott, George
    Baloglu, Bora
    Kelly, Mike
    Do, WonChul
    Lee, WonGeol
    Yi, JiHun
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1962 - 1967
  • [44] Package Level Warpage Simulation of Fan-out Wafer Level Package (FOWLP) Considering Viscoelastic Material Properties
    Chen, Zhaohui
    Zhang, Xiaowu
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Lau, Boon Long
    Han, Yong
    Jong, Ming Chinq
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 836 - 842
  • [45] Study on Electrical Performance and Mechanical Reliability of Antenna in Package (AIP) with Fan-Out Wafer Level Packaging Technology
    Che, F. X.
    Chen, Zihao
    2018 IEEE 20TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2018, : 180 - 185
  • [46] A Mechanics Model for the Moisture Induced Delamination in Fan-Out Wafer-Level Package
    Chiu, Tz-Cheng
    Wu, Ji-Yen
    Liu, Wei-Te
    Liu, Chang-Wei
    Chen, Dao-Long
    Shih, MengKai
    Tarng, David
    2020 IEEE 70TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2020), 2020, : 1205 - 1211
  • [47] Comparison of Package-on-Package Technologies Utilizing Flip Chip and Fan-Out Wafer Level Packaging
    Lujan, Amy P.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2089 - 2094
  • [48] Thermomechanical Properties of Fan-Out Wafer Level Package with Various Chip and Mold Thickness
    Jeong, Haksan
    Myung, Woo-Ram
    Jung, Kwang-Ho
    Jung, Seung-Boo
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2121 - 2126
  • [49] Die-to-Package Coupling Extraction for Fan-Out Wafer-Level-Packaging
    Peng, Yarui
    Petranovic, Dusan
    Lim, Sung Kyu
    2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
  • [50] Newly Developed Ultra Thin Fan-Out Wafer Level Package for PoP Usage
    Shimamoto, H.
    Soga, K.
    Takemra, K.
    Yanagisawa, H.
    Asai, S.
    Kondo, K.
    Sugo, M.
    Kato, H.
    Matsuda, Y.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 30 - 33