Fabrication of fine patterned structure for high-density Fan-Out Wafer Level Package using dry etching technology

被引:0
|
作者
Hironiwa, Daisuke [1 ]
Zuo, Chao [2 ]
Hsieh, Yao-Chih [3 ]
Suzuki, Taichi [4 ]
Morikawa, Yasuhiro [5 ]
Kamimura, Ryuichiro [1 ]
机构
[1] ULVAC Inc, Adv Elect Equipment Div, Prod Dev Dept, Chigasaki, Kanagawa, Japan
[2] ULVAC Res Ctr Suzhou Inc, Tech Dev Dept, Beijing, Peoples R China
[3] ULVAC Taiwan Inc, Management Planning Grp, Technol Dev Div, Hsinchu, Taiwan
[4] ULVAC Inc, Inst Adv Technol, Chigasaki, Kanagawa, Japan
[5] ULVAC Inc, Global Market & Technol Strategy Div, Chigasaki, Kanagawa, Japan
关键词
Dry etching; PI vertical via; Dry desmear;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Currently, the miniaturization technology of wiring in Fan-Out Wafer Level Packaging (FO-WLP) is needful to multi chip module system fabrication using the redistribution layer (RDL) wiring technologies. In addition, FanOut Package on Package (FO-PoP), in which a memory package is mounted on an application processor (AP) package, is adopted to suppress signal loss with the distance of long signal writing. In this paper, we report the dry etching technique for high-density FO-PoP The first is the fabrication of polyimide (PI) vertical via to form in RDL. In the current mass production, the technique of photo-lithography and descum is widely used for the fabrication of PI via. The shape of typical via is the diameter of approximately 10um and aspect ratio (A.R) of approximately 1.5. To increase the writing density, it is necessary not only to reduce the L/S but also to form fine via. However, it would be difficult to form fine via with high A.R using the existing technology. Thus, dry etching technology is recommended as the method to fabricate fine PI via with vertical shape, and high A.R. As the result, a PI vertical via with A.R of 4 and a diameter of 3um is formed. The profile of PI vertical via can be demonstrate by dry etching. Secondary, we introduce the dry desmear technique. Currently, the technology of laser dill via in epoxy mold compound (EMC) is focused as micro via formation and cost reduction technology. The laser drill via is manufactured through the steps of laser drill, desmear, seed layer formation, and plating. These vias are formed in the substrate of EMC by femtosecond-laser. Then, the shape of these vias is the dimeter of 40um, the depth of 200um and A.R of 4. On other hands, the side wall of laser drill via is rough under the effect of SiO2 filler in EMC. Before the formation of the seed layer, it is necessary desmear technique with smoothing of via side wall. Our experiment shows the estimated average roughness (Ra) by laser microscope is decreased from 0.57um to 0.23um. By the desmear treatment, the consecutive Cu/Ti layer can be form on side-wall of laser via.
引用
收藏
页数:5
相关论文
共 50 条
  • [31] Development of liquid molding compound for fan-out wafer level package
    Kan K.
    Oi Y.
    Fujii Y.
    Journal of Japan Institute of Electronics Packaging, 2020, 23 (06) : 501 - 506
  • [32] Simulation and Experiments of Fan-out Wafer Level Package during Encapsulation
    deng, Shang-Shiuan
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Huang, Durn-Yuan
    Chen, Yu-Ren
    Shen, Geng-Shin
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 38 - +
  • [33] Innovative Fan-Out Wafer Level Package using Lamination Process and Adhered Si Wafer on the Backside
    Hsu, H. S.
    Chang, David
    Liu, Kenny
    Kao, Nicholas
    Liao, Mark
    Chiu, Steve
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1384 - 1387
  • [34] Plating Challenges Associated with High-Density Fan-Out (HDFO) Technology
    Thorkelsson, Kari
    Banik, Stephen
    Mayer, Steve
    Buckalew, Bryan
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [35] High-Density Fan-Out Technology for Advanced SiP and Heterogeneous Integration
    Do, WonChul
    2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 138 - 141
  • [36] Process and Reliability of Large Fan-Out Wafer Level Package based Package-on-Package
    Rao, Vempati Srinivasa
    Chong, Chai Tai
    Ho, David
    Zhi, Ding Mian
    Choong, Chong Ser
    Lim, Sharon P. S.
    Ismael, Daniel
    Liang, Ye Yong
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 615 - 622
  • [37] Substrate less sensor packaging using wafer level fan-out technology
    Bruendel, M.
    Scholz, U.
    Haag, F.
    Graf, E.
    Braun, T.
    Becker, K. -F.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 441 - 444
  • [38] A PROMISING EMBEDDED SILICON FAN-OUT WAFER LEVEL PACKAGE WITH LASER RELEASABLE TEMPORARY BONDING TECHNOLOGY
    Wang, Chengqian
    Zhang, Aibing
    Li, Zhengfeng
    Li, Shouwei
    Li, Yang
    Ji, Yong
    Ming, Xuefei
    Yu, Daquan
    2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
  • [39] A Fan-Out Wafer-Level Package Technology for Millimeter-Wave Monolithic Integrated Circuits
    Wu, Xiao-Feng
    Chen-Hui-Xia
    Yin, Yu-Hang
    Xu, Zong-Rui
    Wu, Lin-Sheng
    Mao, Jun-Fa
    2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,
  • [40] FAN-OUT WLP - THE ENABLER FOR SYSTEM-IN-PACKAGE ON WAFER LEVEL (WLSIP)
    Kroehnert, Steffen
    Campos, Jose
    O'Toole, Eoin
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,