Fabrication of fine patterned structure for high-density Fan-Out Wafer Level Package using dry etching technology

被引:0
|
作者
Hironiwa, Daisuke [1 ]
Zuo, Chao [2 ]
Hsieh, Yao-Chih [3 ]
Suzuki, Taichi [4 ]
Morikawa, Yasuhiro [5 ]
Kamimura, Ryuichiro [1 ]
机构
[1] ULVAC Inc, Adv Elect Equipment Div, Prod Dev Dept, Chigasaki, Kanagawa, Japan
[2] ULVAC Res Ctr Suzhou Inc, Tech Dev Dept, Beijing, Peoples R China
[3] ULVAC Taiwan Inc, Management Planning Grp, Technol Dev Div, Hsinchu, Taiwan
[4] ULVAC Inc, Inst Adv Technol, Chigasaki, Kanagawa, Japan
[5] ULVAC Inc, Global Market & Technol Strategy Div, Chigasaki, Kanagawa, Japan
关键词
Dry etching; PI vertical via; Dry desmear;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Currently, the miniaturization technology of wiring in Fan-Out Wafer Level Packaging (FO-WLP) is needful to multi chip module system fabrication using the redistribution layer (RDL) wiring technologies. In addition, FanOut Package on Package (FO-PoP), in which a memory package is mounted on an application processor (AP) package, is adopted to suppress signal loss with the distance of long signal writing. In this paper, we report the dry etching technique for high-density FO-PoP The first is the fabrication of polyimide (PI) vertical via to form in RDL. In the current mass production, the technique of photo-lithography and descum is widely used for the fabrication of PI via. The shape of typical via is the diameter of approximately 10um and aspect ratio (A.R) of approximately 1.5. To increase the writing density, it is necessary not only to reduce the L/S but also to form fine via. However, it would be difficult to form fine via with high A.R using the existing technology. Thus, dry etching technology is recommended as the method to fabricate fine PI via with vertical shape, and high A.R. As the result, a PI vertical via with A.R of 4 and a diameter of 3um is formed. The profile of PI vertical via can be demonstrate by dry etching. Secondary, we introduce the dry desmear technique. Currently, the technology of laser dill via in epoxy mold compound (EMC) is focused as micro via formation and cost reduction technology. The laser drill via is manufactured through the steps of laser drill, desmear, seed layer formation, and plating. These vias are formed in the substrate of EMC by femtosecond-laser. Then, the shape of these vias is the dimeter of 40um, the depth of 200um and A.R of 4. On other hands, the side wall of laser drill via is rough under the effect of SiO2 filler in EMC. Before the formation of the seed layer, it is necessary desmear technique with smoothing of via side wall. Our experiment shows the estimated average roughness (Ra) by laser microscope is decreased from 0.57um to 0.23um. By the desmear treatment, the consecutive Cu/Ti layer can be form on side-wall of laser via.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] InFO (Wafer Level Integrated Fan-Out) Technology
    Tseng, Chien-Fu
    Liu, Chung-Shi
    Wu, Chi-Hsi
    Yu, Douglas
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1 - 6
  • [22] Fabrication of high Q factor integrated passive devices based on embedded Fan-out wafer level package
    Zhou, Xiufeng
    Ming, Xuefei
    Ji, Yong
    Gao, Nayan
    Li, Yang
    Yao, Xin
    Xue, Kai
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 601 - 604
  • [23] Stress Analysis of Typical Structure of Redistribution Layer of Fan-Out Wafer Level Package
    Zhou, Shilu
    Zhong, Cheng
    Shan, Liang
    Li, Jinhui
    He, Chuan
    Huang, Da
    Lu, Jibao
    Zhang, Guoping
    Sun, Rong
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [24] Reliability Challenges of Large Organic Substrate with High-Density Fan-out Package
    Lin, Rosa
    Yip, Laurene
    Lai, Charles
    Lin, Bing-Yeh
    Peng, Cooper
    Syu, Chris
    Chang, Melanie
    2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 277 - 282
  • [25] The Novel Liquid Molding Compound for Fan-out Wafer Level Package
    Kan, Katsushi
    Oi, Yosuke
    Fujii, Yasuhito
    Miwa, Masato
    Sugahara, Michiyasu
    2016 International Conference on Electronics Packaging (ICEP), 2016, : 557 - 561
  • [26] Overview of Fan-out Wafer Level Package (FO-WLP)
    Lu, Charlie
    2014 9TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2014, : 208 - 208
  • [27] Fan-out Panel Level Package with Fine Pitch Pattern
    Kim, Jinyoung
    Choi, Ikjun
    Park, JunHyeong
    Lee, Jae-Ean
    Jeong, TaeSung
    Byun, Jungsoo
    Ko, YoungGwan
    Hur, Kangheon
    Kim, Dea-Woo
    Oh, Kyung Suk
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 52 - 57
  • [28] Development of Advanced Fan-out Wafer Level Package (embedded Wafer Level BGA) Packaging
    Jin, Yonggang
    Teysseyre, Jerome
    Baraton, Xavier
    Yoon, S. W.
    Lin, Yaojian
    Marimuthu, Pandi C.
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 151 - 156
  • [29] Numerical and Experimental Study of Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 2187 - 2192
  • [30] Thermal Test Effect on Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 271 - 274