Integrated Module Structure of Fan-out Wafer Level Package for Terahertz Antenna

被引:0
|
作者
Ishibashi, Daijiro [1 ]
Sasaki, Shinya [1 ]
Ishizuki, Yoshikatsu [1 ]
Iijima, Shinya [1 ]
Nakata, Yoshihiro [1 ]
Kawano, Yoichi [1 ]
Suzuki, Toshihide [1 ]
Tani, Motoaki [1 ]
机构
[1] Fujitsu Labs Ltd, 10-1 Morinosato Wakamiya, Atsugi, Kanagawa 2430197, Japan
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We propose a novel integrated antenna module based on fan-out wafer level package (FO-WLP) for terahertz applications. A patch structure is employed for an antenna since it is suited for low height module. Both an insulator made of polyphenylene ether (PPE) and a reflector made of copper block, together with a chip for high frequency operation, were embedded into a mold used for FO-WLP. A driven element of the antenna and an interconnection between the antenna and the chip were formed by redistribution layer (RDL) technology. The height of the insulator was set to 40 um in order to maximize the radiation efficiency of 300-GHz radio wave. We developed the module and evaluated the performances. Measured frequency characteristics were well matched to analytical result. The measured loss of reflection characteristics of developed module was 3 dB. Therefore, the module achieved 1.5-dB insertion loss even at terahertz frequency. These results exhibit proposing structure is effective as a terahertz module.
引用
收藏
页码:1084 / 1089
页数:6
相关论文
共 50 条
  • [1] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [2] Evaluation of fan-out wafer level package strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    MICROELECTRONICS INTERNATIONAL, 2019, 36 (02) : 54 - 61
  • [3] Development of Advanced Fan-out Wafer Level Package
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasamy Yun
    Huang, Bing Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 699 - 708
  • [4] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [5] Latest material technologies for Fan-Out Wafer Level Package
    Watanabe, Itaru
    Kouda, Masaya
    Makihara, Koji
    Shinozaki, Hiroki
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [6] Through Mold Interconnects for Fan-out Wafer Level Package
    Ho, Soon Wee
    Wai, Leong Ching
    Sek, Soon Ann
    Cereno, Daniel Ismael
    Lau, Boon Long
    Hsiao, Hsiang-Yao
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 51 - 56
  • [7] Thermo-mechanical Design of Fan-out Wafer Level Package for Power Converter Module
    Chen, Zhaohui
    Tang Gongyue
    Long, Lau Boon
    Zhi, Ding Mian
    Ching, Eva Wai Leong
    Chong, Chai Tai
    2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
  • [8] Comprehensive Design and Analysis of Fan-Out Wafer Level Package
    Zhang, Xiaowu
    Jong, Ming Chinq
    Bu, Lin
    Lau, Boon Long
    Boon, Simon Lim Siak
    Siang, Sharon Lim Pei
    Han, Yong
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 107 - 110
  • [9] Thermal Effect on Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 700 - 703
  • [10] InFO (Wafer Level Integrated Fan-Out) Technology
    Tseng, Chien-Fu
    Liu, Chung-Shi
    Wu, Chi-Hsi
    Yu, Douglas
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1 - 6