22nm CMOS Approaches by PVD TiN or Ti-Silicide as Metal Gate

被引：1
|
作者：
Liu, C. S. [1 ]
Boccardi, G. [2 ]
Wang, H. Y. [1 ]
Lin, C. T. [1 ]
Petry, J. [2 ]
Mueller, M. [2 ]
Li, Z. [3 ]
Zhao, C. [3 ]
Yu, C. H. [1 ]
机构：
[1] TSMC, 8,Li Hsin Rd 6,Hsinchu Sci Pk, Hsinchu 30077, Taiwan
[2] NXP TSMC Res Ctr, Eindhoven, Netherlands
[3] IMEC, Leuven, Belgium
来源：
PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS | 2009年
关键词：
D O I：
10.1109/VTSA.2009.5159292
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：63 / +
页数：2
相关论文
共 50 条
  • [31] A Single-Stage Inverter Based OTA Using Back-Gate Gain Boosting in 22nm FDSOI CMOS
    Runge, Marcel
    Kellermann, Jendrik
    Scholz, Philipp
    Wittenhagen, Enne
    Gerfers, Friedel
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 53 - 56
  • [32] 东芝将Bulk CMOS工艺扩展到22nm
    电子设计应用, 2004, (08) : 34 - 34
  • [33] Silicon Spin Qubit Control and Readout Circuits in 22nm FDSOI CMOS
    Severino, Raffaele R.
    Spasaro, Michele
    Zito, Domenico
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [34] ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell
    IBM, Albany Nanotech, Albany, NY 12203, United States
    不详
    不详
    不详
    不详
    不详
    不详
    IEEE Symp VLSI Circuits Dig Tech Pap, 2011, (128-129):
  • [35] An Analytical Metal Resistance Model and Its Application for Sub-22-nm Metal-Gate CMOS
    Miao, Xin
    Bao, Ruqiang
    Kwon, Unoh
    Wong, Keith
    Rausch, Werner
    Weng, Weihao
    Wachnik, Richard
    Grunow, Stephan
    Narayanan, Vijay
    Li, Xiuling
    Krishnan, Siddarth
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (04) : 384 - 386
  • [36] Design and Electrical Simulation of a 22nm MOSFET with Graphene Bilayer Channel using Double High-κ Metal Gate
    Yahaya, Izwanizam
    Maheran, A. H. Afifah
    Salehuddin, F.
    Kaharudin, K. E.
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2022, 15 (02): : 79 - 90
  • [37] Nanoscale TiN metal gate technology for CMOS integration
    Lemme, M. C.
    Efavi, J. K.
    Mollenhauer, T.
    Schmidt, M.
    Gottlob, H. D. B.
    Wahlbrink, T.
    Kurz, H.
    MICROELECTRONIC ENGINEERING, 2006, 83 (4-9) : 1551 - 1554
  • [38] Low-resistance self-aligned Ti-silicide technology for sub-quarter micron CMOS devices
    Mogami, T
    Wakabayashi, H
    Saito, Y
    Tatsumi, T
    Matsuki, T
    Kunio, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (06) : 932 - 939
  • [39] A Compact DC-110GHz SPST Switch in 22nm FDSOI CMOS
    Doan Nhut, Tan
    Zito, Domenico
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (10) : 3812 - 3816
  • [40] A 10μA PTAT current reference with improved supply voltage sensitivity in 22nm CMOS
    Dossanov, Adilet
    Cordes, Lasse
    Pohl, Nils
    Issakov, Vadim
    2024 IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS, BIOMEDICAL ENGINEERING AND ELECTRONIC SYSTEMS, COMCAS 2024, 2024,
12345