A 10μA PTAT current reference with improved supply voltage sensitivity in 22nm CMOS

被引:0
|
作者
Dossanov, Adilet [1 ]
Cordes, Lasse [2 ]
Pohl, Nils [2 ]
Issakov, Vadim [1 ]
机构
[1] Tech Univ Carolo Wilhelmina Braunschweig, Braunschweig, Germany
[2] Ruhr Univ Bochum, Bochum, Germany
关键词
PTAT current; supply voltage sensitivity; low-voltage cascode; resistive trimming;
D O I
10.1109/COMCAS58210.2024.10666178
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
In this paper, we propose a Proportional to Absolute Temperature (PTAT) current reference circuit with improved supply voltage sensitivity. The design has been fabricated using advanced Global Foundries 22nm CMOS fully-depleted silicon-on-insulator (FDSOI) technology with a back-gate voltage manipulating feature and it occupies a chip area of 0.013 mm(2). At room temperature, the circuit can generate a reference current of 10 mu A with a supply voltage of 1.5 V and introduces a trimming approach to reduce process variation. It consumes 30 mu W and follows PTAT characteristics in a wide temperature range from 10 degrees to 110 degrees C. The proposed circuit has a supply voltage sensitivity of 1.5%, making it a promising solution for applications requiring stable reference current.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Design of Charge Pump with Low Voltage Differential Current Mirror in 22nm CMOS Technology
    Cai, Qingbo
    Li, Zhiqun
    Li, Zhennan
    Yao, Yan
    Wang, Xiaowei
    Chen, Bofan
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 218 - 221
  • [2] Minimum Supply Voltage for Sequential Logic Circuits in a 22nm Technology
    Chen, Chia-Hsiang
    Bowman, Keith
    Augustine, Charles
    Zhang, Zhengya
    Tschanz, Jim
    2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 181 - 186
  • [3] A Resistorless Current Reference Source for 65 nm CMOS Technology with Low Sensitivity to Process, Supply Voltage and Temperature Variations
    Lukaszewicz, Michal
    Borejko, Tomasz
    Pleskacz, Witold A.
    2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 75 - 79
  • [4] Voltage Reference and Voltage Regulator for the Cryogenic Performance Evaluation of the 22nm FDSOI Technology
    Cabrera-Galicia, Alfonso R.
    Ashok, Arun
    Vliex, Patrick
    Kruth, Andre
    Zambanini, Andre
    van Waasen, Stefan
    IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS, 2024, 5 : 377 - 386
  • [5] A CMOS voltage reference with temperature sensor using self-PTAT current compensation
    Liu, CP
    Huang, HP
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 39 - 42
  • [6] Design Challenges for 22nm CMOS and Beyond
    Borkar, Shekhar
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 415 - 415
  • [7] Design Perspectives on 22nm CMOS and Beyond
    Borkar, Shekhar
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 93 - 94
  • [8] Design of Sense Amplifier for Wide Voltage Range Operation of Split Supply Memories in 22nm HKMG CMOS Technology
    Patil, Vinay
    Grover, Anuj
    Parashar, Anuj
    2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 37 - 42
  • [9] Low-Voltage PTAT Voltage Reference with Area Efficiency Improved
    Wada, Kazuyuki
    Ito, Ryo
    Sekine, Kawori
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2014, 97 (03) : 45 - 51
  • [10] An improved current-mode CMOS voltage reference
    Harrison, WT
    Connelly, JA
    Stair, R
    2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 23 - 27